Design Engineer Jobs

10,000 jobs found — updated daily

Senior Design Verification Engineer

Blue Origin•Cupertino, TX

About The Position

Blue Origin’s ASIC & Networking team is developing TeraWave’s first in-house silicon program, comprising a high-throughput modem and a DSP-intensive digital beamformer, with first tapeout targeted for 2027. Verification strategy, methodology, and infrastructure are being defined, and the Senior Verification Engineer will help establish them. The role covers IP, subsystem, and full-SoC verification across areas such as CPU subsystems, performance-critical interconnects, security, high-speed peripherals, modem datapath and PHY layers, DSP and beamforming compute, and mixed-signal interfaces. The engineer will own a portion of this scope aligned with their background. The team uses constrained-random simulation, formal methods, and processor-driven SoC testing as first-class verification tools. It is also building an AI-enabled verification platform for LLM-assisted stimulus and testbench generation, automated regression triage and failure clustering, and data-driven coverage closure. Wireless communications, modem, baseband, and DSP experience is welcome but not required; architects and modeling engineers support ramp-up, while verification judgment and system-level thinking are emphasized. Applicants must meet Blue Origin’s export-control eligibility requirements. Background checks may also apply as described in the posting.

Requirements

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field, or equivalent experience.
  • At least five years of professional experience in ASIC or SoC functional verification.
  • Hands-on expertise in SystemVerilog and UVM or formal testbench development and maintenance.
  • Experience with metric-driven verification, including planning, assertions, and functional coverage closure.
  • Experience verifying complex digital control and datapath logic, including RTL and system-level debug.

Nice To Haves

  • Background in space-based communications, wireless communications, or modem, baseband, or DSP hardware.
  • Experience verifying LDPC, FEC, framing, or beamforming logic using bit-accurate reference models and fixed-point analysis.
  • Formal verification experience on production silicon, including connectivity, register maps, arbitration, CDC, or security properties.
  • Experience with interconnect or NoC verification covering performance, bandwidth, QoS, and deadlock analysis.
  • Experience verifying fault-tolerance and reliability features such as ECC, redundancy schemes, or fault injection.
  • Experience developing C-based or portable stimulus for SoC, CPU boot, and firmware-driven test scenarios.
  • Experience applying AI, ML, or LLM tooling to stimulus generation, regression triage, or coverage analysis.

Responsibilities

  • Own verification planning and execution for complex blocks and subsystems, from test plan through sign-off.
  • Translate design specifications into verification strategies and measurable coverage goals, and identify high-risk scenarios early.
  • Select suitable verification methods, including constrained-random simulation, formal analysis, and directed testing.
  • Develop verification environments, reference models, scoreboards, protocol monitors, coverage components, and assertions.
  • Drive functional coverage closure, regression health, and sign-off readiness across simulation and formal results.
  • Build verification infrastructure, regression and CI systems, and reuse strategies across IP, subsystem, and SoC levels.
  • Apply and build AI-assisted verification capabilities for stimulus generation, regression triage, and coverage analytics.
  • Review testbench architecture and debug methodology, and mentor junior engineers in verification methodology.

Benefits

  • Medical, dental, and vision insurance.
  • Basic and supplemental life insurance.
  • Paid parental leave.
  • Short- and long-term disability.
  • 401(k) with a company match of up to 5%.
  • Education Support Program.
  • Stock options for regular employees working at least 20 hours per week.
  • Up to four weeks of paid time off per year based on weekly scheduled hours.
  • Up to 14 company-paid holidays.
  • Depending on role type and job level, employees may be eligible for benefits and bonuses based on individual contributions and company results.

Career Resources

Build a Resume for Design Engineer

The resume builder that gets results.

  • Get clear feedback so you look as qualified as you are
  • Align your resume with the job to get further in the process, faster
  • Take the guesswork out of resume writing

Explore Related Job Searches

© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service