Senior Design Verification Engineer

BLUE ORIGIN•Cupertino, CA
•$230,398 - $322,557

About The Position

As a Senior Verification Engineer on Blue Origin’s ASIC & Networking team, you will support TeraWave’s first in-house silicon program, comprising a high-throughput modem and a DSP-intensive digital beamformer, with first tapeout targeted for 2027. Verification strategy, methodology, and infrastructure are being defined, and you will help establish them. The work spans IP, subsystem, and full SoC verification, including CPU subsystems, performance-critical interconnects, security, high-speed peripherals, modem datapath and PHY layers, DSP and beamforming compute, and mixed-signal interfaces. You will own a subset of this scope aligned with your background. The team treats constrained-random simulation, formal methods, and processor-driven SoC testing as first-class tools and is building an AI-enabled verification platform for stimulus and testbench generation, regression triage and failure clustering, and data-driven coverage closure. Engineers who build these capabilities will own them as the program scales. Background in wireless communications, modem, baseband, and DSP verification is welcome but not required. Architects and modeling engineers support the ramp-up; verification judgment and system-level thinking are weighted above domain background.

Requirements

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field, or equivalent experience.
  • At least five years of professional experience in ASIC or SoC functional verification.
  • Hands-on expertise in SystemVerilog, UVM, or formal testbench development and maintenance.
  • Experience with metric-driven verification planning, assertions, and functional coverage closure.
  • Experience verifying complex digital control and datapath logic, including RTL and system-level debug.

Nice To Haves

  • Background in space-based communications, wireless communications, or modem, baseband, or DSP hardware.
  • Experience verifying LDPC, FEC, framing, or beamforming logic using bit-accurate reference models and fixed-point analysis.
  • Formal verification experience on production silicon, including connectivity, register maps, arbitration, CDC, or security properties.
  • Experience with interconnect or NoC verification covering performance, bandwidth, QoS, and deadlock analysis.
  • Experience verifying fault-tolerance and reliability features such as ECC, redundancy schemes, or fault injection.
  • Experience developing C-based or portable stimulus for SoC, CPU boot, and firmware-driven test scenarios.
  • Experience applying AI, ML, or LLM tooling to stimulus generation, regression triage, or coverage analysis.

Responsibilities

  • Own verification planning and execution for complex blocks and subsystems, from test plan through sign-off.
  • Translate design specifications into verification strategies and measurable coverage goals, and identify high-risk scenarios early.
  • Select verification methods for each problem, including constrained-random simulation, formal analysis, and directed testing.
  • Develop verification environments, reference models, scoreboards, protocol monitors, coverage components, and assertions.
  • Drive functional coverage closure, regression health, and sign-off readiness across simulation and formal results.
  • Build verification infrastructure, regression and CI systems, and reuse strategy across IP, subsystem, and SoC levels.
  • Apply and build AI-assisted verification capabilities for stimulus generation, regression triage, and coverage analytics.
  • Review testbench architecture and debug methodology, and mentor junior engineers in verification methodology.

Benefits

  • Medical insurance
  • Dental insurance
  • Vision insurance
  • Basic and supplemental life insurance
  • Paid parental leave
  • Short- and long-term disability
  • 401(k) with company match of up to 5%
  • Education Support Program
  • Stock options for all regular employees working at least 20 hours per week
  • Paid time off of up to four weeks per year based on weekly scheduled hours
  • Up to 14 company-paid holidays
  • Depending on role type and job level, employees may be eligible for benefits and bonuses based on individual contributions or other factors; amounts and eligibility are not guaranteed.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service