Design Engineer
Broadcom • San Jose, CA48d • $120,000 - $192,000
Design Engineer Jobs
6,364 jobs found — updated daily
Memory Circuit Design Engineer
Intel Corporation • Santa Clara, CA48d • HybridSoftware Design Engineer
Brunswick Corporation • Tulsa, OK48dElectrical Design Engineer
GHD Group Pty Ltd48d • HybridProduct RF Design Engineer
Apple • Cupertino, CA48dSenior Security Engineer - Multi-Cloud and Analytics
TekSynap • Fort Belvoir, VA48d • OnsiteElectrical Designer
ADB Companies, LLC • Wildwood, MO48d • $28 • OnsiteDesign Engineer
Ki Mobility • Stevens Point, WI48dInstrumentation Design Engineer II
JT448d • $93,000 - $120,000Electronics Design Engineer
Analytical Mechanics Associates • Hampton, VA48d • $90,000 - $140,000Sr Electrical Engineer I
Axon • Scottsdale, AZ48dSr. Design Engineer
GENERAL ROBOTICS (a SIG SAUER Company) • Portsmouth, NH49dCost Estimator Intern
Mill Creek Community Church • Fenton, MI49d • OnsiteSenior Firmware Design Engineer
SJE Inc. • New Hope, MN49d • OnsiteBridge Design Engineer (Transportation)
Snyder & Associates • Gladstone, MO49dSenior Distribution Design Engineer
ENTRUST Solutions Group • Charlotte, NC49d • HybridPrincipal Mechanical Design Engineer
Medtronic • Mounds View, MN49d • OnsiteGeotechnical Engineer - Entry Level
Whitman, Requardt & Associates, LLP • Baltimore, MD49d • $60,000 - $85,000 • HybridProduct Design Engineer
Pregis • Anderson, SC49dFire Protection Design Engineer
Strata-G, LLC • Oak Ridge, TN49d • Onsite
Design Engineer
Broadcom•San Jose, CA
•$120,000 - $192,000
About The Position
In this position you will use your physical design expertise to do physical implementation of challenging designs in 2nm/3nm/5nm technology nodes . The person should have hands on experience on netlist->gds implementation of multimillion gates including but not limited to floorplanning place and route, STA, physical verification(LVS?DRC/ANT/ERC). Work closely with designers and must be able to write TCL script to perform custom/semi-custom standard cells placements/clock tree adjustments/routing to achieve design specs. Good timing analysis and CTS knowledge is required. Full chip assembly and experience on spice simulation is a plus.
Requirements
- MSEE/MSCS 6+ years (BSEE/BSCS 8+ years)
- Expertise in Cadence Innovus/Atop physical design tools
- Experience on Calibre LVS/DRC
- Work closely with RTL & DFT designers
- Strong TCL/Python scripting knowledge required, Perl is a plus.
- Good debug skill and be able to work around issues
- Tape out experience must be a good team player
Nice To Haves
- Hands on experience on hierarchical top level floorplanning, IO ring design, place and route, clock tree building, STA is preferable.
Benefits
- Medical, dental and vision plans
- 401(K) participation including company matching
- Employee Stock Purchase Program (ESPP)
- Employee Assistance Program (EAP)
- company paid holidays
- paid sick leave and vacation time
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
Upload and Match Resume
What This Job Offers
Job Type
Full-time
Career Level
Mid Level
Number of Employees
5,001-10,000 employees
Job Search Resources
Career Resources
Build a Resume for Design Engineer
The resume builder that gets results.
- Get clear feedback so you look as qualified as you are
- Align your resume with the job to get further in the process, faster
- Take the guesswork out of resume writing
