Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise•Bloomington, WI
•$140,000 - $321,000•Hybrid

About The Position

The Senior ASIC Design Verification Engineer is responsible for all phases of pre-silicon design verification, including defining and following verification methodology, developing test plans and testbenches, closing coverage, and participating in sign-off reviews. The role supports VLSI design and development innovation, integrates new technologies into projects, and provides guidance and mentoring to less experienced staff. The position is hybrid, with an average requirement of two days per week working from an HPE office.

Requirements

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent.
  • 10+ years of experience in VLSI design, verification, or implementation.
  • Expert-level knowledge of SystemVerilog and OVM or UVM methodologies.
  • Expert-level knowledge of programming and scripting languages, hardware description languages, electronic design automation (EDA), and/or FPGA tools.
  • Expert-level analytical and problem-solving skills.
  • Ability to excel in a distributed team environment.
  • Executive-level written and verbal communication skills; mastery in English.

Nice To Haves

  • Experience verifying high-speed networking, switching, or NIC ASICs.
  • Experience with agentic AI coding tools and workflows applied to verification.
  • Experience with Python, Perl, Tcl, or another scripting language in Linux development environments.
  • Experience working as part of a geographically distributed team.

Responsibilities

  • Follow and help define the team's design verification methodology.
  • Develop SystemVerilog and UVM testbench components, including bus functional models that drive and monitor stimulus.
  • Plan and implement block- and integration-level scoreboards and checkers to verify functional behavior.
  • Write and analyze functional coverage, providing input to block-level milestones.
  • Triage regression failures, identify logic bugs, and drive bug closure.
  • Apply scripting, automation, and AI-assisted and agentic tools to improve verification speed and quality.
  • Guide and mentor less experienced staff, modeling VLSI design and development innovation and excellence.
  • Participate in and provide input on the process for selecting future technical leaders.
  • Drive VLSI innovation and integration of new technologies into projects and activities in the design organization.

Benefits

  • Comprehensive benefits supporting physical, financial, and emotional wellbeing.
  • Career development programs to help employees reach career goals or apply their skills in another division.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service