Senior DFT Engineer - Post Silicon

NVIDIA•Austin, TX
•$168,000 - $310,500•Hybrid

About The Position

As a Senior DFT Engineer - Post-Silicon, you will take DFT capabilities beyond implementation by connecting silicon behavior, test data, and product learning to deliver robust, production-ready DFT solutions for advanced chips. The role supports post-silicon enablement from initial silicon bring-up through production ramp and lifecycle support, using data-driven analysis to inform engineering decisions and improve test effectiveness. You will influence DFT architecture and implementation by communicating post-silicon requirements early, defining and improving methodologies for bring-up, failure analysis, test-content validation, and production deployment, and helping productize new DFT capabilities through scalable flows, validation criteria, debug procedures, and documentation. You will also contribute to analysis supporting test-time optimization, quality improvement, yield learning, and test power, while partnering across design, product development, and test teams.

Requirements

  • BSEE or equivalent experience with 8+ years of experience in a related field, or an MS with 6 years of experience in a related field.
  • Solid understanding of DFT concepts, silicon test, and the relationship between design implementation, test content, and post-silicon behavior.
  • Experience with silicon bring-up, debug, validation, production test, or engineering analysis of semiconductor devices.
  • Ability to analyze complex datasets and use statistical or analytical approaches to identify trends, isolate issues, and support engineering decisions.
  • Familiarity with automated test environments and test-program flows.
  • Understanding of semiconductor fundamentals, including device behavior, process variation, and the impact of operating conditions on silicon results.
  • Strong written and oral communication skills and ability to collaborate effectively across technical disciplines.

Nice To Haves

  • Experience moving a silicon feature, test capability, or validation flow from development through production deployment.
  • Working knowledge of core DFT features, including scan, ATPG, and MBIST, together with silicon characterization and manufacturing test.
  • Experience developing scalable engineering workflows, automation, dashboards, or analysis tools.

Responsibilities

  • Drive post-silicon enablement of DFT capabilities from initial silicon bring-up through production ramp and lifecycle support.
  • Analyze test results, quality indicators, yield behavior, and test efficiency, and translate findings into practical technical recommendations.
  • Influence DFT architecture and implementation by communicating post-silicon requirements early and providing clear metrics and what-if analysis.
  • Define and improve methodologies for silicon bring-up, failure analysis, test-content validation, and production deployment.
  • Help productize new DFT capabilities by establishing scalable flows, validation criteria, debug procedures, and documentation.
  • Contribute to modeling and analysis supporting test-time optimization, quality improvement, yield learning, and test power.
  • Partner with design, product development, and test teams to align pre-silicon trade-offs with post-silicon execution.

Benefits

  • Equity
  • Comprehensive benefits package
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service