Senior DFT Engineer

NVIDIA•Austin, TX
•$168,000 - $310,500

About The Position

NVIDIA’s DFX team is seeking a DFT Engineer to develop test architectures and methodologies for advanced silicon across 2.5D/3D AI data center platforms, Gaming and Enterprise GPUs, and complex SOCs for autonomous machines, robotics, and industrial systems. The role spans the Scan Test Lifecycle, from RTL and verification through post-silicon ATE bring-up, including design and prototyping for reticle-sized, multi-chiplet products. The engineer will work with EDA vendors, internal CAD teams, VLSI teams, and Product Engineering to develop test strategies and scalable solutions. The position also owns the ATPG lifecycle across NVIDIA’s product portfolio and includes mentoring junior engineers.

Requirements

  • MS/PhD or equivalent experience in Electrical Engineering or a related field.
  • At least 6 years of hands-on experience in Design-For-Test (DFT).
  • Deep knowledge of DFT tools, methodologies, and test strategies for complex, large-scale designs.
  • Strong experience with industry-standard ATPG tools.
  • Strong written and verbal communication skills.

Nice To Haves

  • Experience with 2.5D/3D ICs, multi-chiplet architectures, or reticle-sized designs.
  • Background in developing or enhancing EDA tool flows.
  • Experience with silicon testing and Automatic Test Equipment (ATE).
  • Expertise in programming languages and AI for automation.
  • Personal success stories in leading organization-wide changes.
  • Passion for mentoring and scaling technical excellence in a team.

Responsibilities

  • Develop and deploy test methodologies for NVIDIA’s next-generation silicon platforms.
  • Collaborate with EDA vendors to shape tool capabilities and partner with internal CAD teams to create scalable, automated solutions.
  • Co-architect DFT strategies with VLSI and Product Engineering teams.
  • Own the ATPG lifecycle, including verification, coverage analysis, pattern generation, and ATE bring-up, across NVIDIA’s product portfolio.
  • Guide and mentor junior engineers through complex design trade-offs.

Benefits

  • Equity
  • Comprehensive benefits package
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service