About The Position

proteanTecs is seeking a Senior Design Verification Engineer to join a global team of Application Engineers responsible for technical success and customer satisfaction across multiple high-impact projects. The role serves as a primary technical interface for customers, with a focus on North America, helping them integrate proteanTecs IP and design-verification flows into their environments and resolve related issues. The engineer will reproduce and debug customer issues, collaborate with proteanTecs R&D to drive resolutions, and help customers correlate pre-silicon verification results with post-silicon behavior. The role also creates integration documentation, shares customer feedback with R&D and Product Management, participates in feature validation and early-access programs, and contributes customer insights to the product roadmap.

Requirements

  • Bachelor’s or Master’s degree in electrical engineering, computer engineering, or a related field.
  • At least 3 years of experience.
  • At least 3 years of hands-on experience with advanced design-verification flow development and integration.
  • Proficiency in SystemVerilog and UVM.
  • Proficiency in advanced testbench architecture development.
  • Proficiency in flow automation and deployment.
  • Experience debugging RTL, gate-level, and test-related issues.
  • Strong debugging and problem-solving skills.
  • Strong foundation in digital design, SoC architecture, and silicon development flows.
  • Strong customer-facing communication and presentation skills.
  • Ability to translate complex technical issues into actionable guidance.
  • Self-motivated and proactive, and comfortable in fast-paced environments.
  • Ability to manage multiple customer engagements in parallel.

Nice To Haves

  • Experience in Application Engineering, Field Engineering, or customer-facing technical roles.
  • Exposure to silicon bring-up and manufacturing test.
  • Knowledge of CDC/RDC, formal verification, and low-power flows.
  • Good understanding of DFT concepts, including Scan, ATPG, IJTAG, and BIST.
  • Experience supporting SoC-scale designs in advanced process nodes.
  • Experience working with global customers and distributed teams.
  • Familiarity with EDA tools and verification environments.

Responsibilities

  • Serve as a primary technical interface for proteanTecs customers, focusing on North America.
  • Support integration of proteanTecs IP into customer designs and signoff activities, including logic and design verification.
  • Support integration of proteanTecs design-verification flows into customer environments.
  • Debug customer issues involving proteanTecs DV flow integration and RTL or gate-level simulations.
  • Reproduce customer issues and work with proteanTecs R&D teams to drive resolution.
  • Help customers correlate pre-silicon verification results with post-silicon behavior.
  • Create and maintain application notes and integration guides.
  • Represent the voice of the customer within proteanTecs.
  • Provide structured customer-usage feedback to R&D and Product Management.
  • Participate in feature validation and early-access programs.
  • Influence the product roadmap using insights from customer engagements.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service