Principal Physical Design Engineer, STA

Broadcom•San Jose, CA
•$143,800 - $230,000

About The Position

Broadcom’s ASIC Products Division is seeking a Full-Chip Static Timing Analysis (STA) Engineer for its Physical Design team. The team develops custom high-performance ASICs for hyperscale cloud providers, AI companies, and networking infrastructure leaders, using advanced physical-design methodologies, leading-edge process nodes, and 2.5D/3D chiplet integration. The role is responsible for ensuring next-generation ASICs meet performance targets and timing requirements across operating conditions. It involves full-chip timing sign-off and closure, managing large-scale multi-mode multi-corner scenarios, using advanced EDA flows and AI-driven automation, and improving compute infrastructure efficiency and timing-closure speed. The position is based in San Jose, California.

Requirements

  • Bachelor’s degree in Electrical or Computer Engineering.
  • 12+ years of hands-on ASIC STA and timing-closure experience.
  • Expert proficiency with sign-off tools such as PrimeTime or Tempus.
  • Expertise in advanced MMMC and OCV management.
  • Strong scripting skills in Tcl, Python, Perl, and Shell.
  • Proven record of using AI plugins and data-mining scripts for runtime reduction and reporting.
  • Exceptional problem-solving and communication abilities.

Responsibilities

  • Own final timing closure across PVT corners and author and maintain SDC constraints for functional and test modes.
  • Deploy AI/ML automation in STA flows to reduce execution runtime and improve shared server and infrastructure efficiency.
  • Implement ML-based corner reduction while ensuring full physical coverage.
  • Use automated workflows and data-mining to triage violations, identify root causes, and eliminate timing and design marginalities across complex clock networks and multi-die boundaries.
  • Apply advanced OCV, signal-integrity, and IR-drop concepts and drive timing ECOs.
  • Collaborate with RTL, Physical Design, and DFT teams to optimize PPA.

Benefits

  • Discretionary annual bonus.
  • Competitive new-hire equity grant and annual equity awards, subject to applicable plan documents and award agreements.
  • Medical, dental, and vision plans.
  • 401(k) participation with company matching.
  • Employee Stock Purchase Program (ESPP).
  • Employee Assistance Program (EAP).
  • Company-paid holidays.
  • Paid sick leave and vacation time.
  • Paid Family Leave and other leaves of absence in accordance with applicable laws.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service