FE Engineering

Apple•Cupertino, CA
•$180,294 - $225,300

About The Position

Apple Inc. is hiring for a role in Cupertino, California, and various unanticipated locations throughout the USA. The position defines CPU hardware micro-architecture and develops CPU hardware using a hardware description language. It includes functional debugging and design closure, as well as timing and power closure to meet target frequency and power requirements. The role also prepares design specification documentation, develops hardware for Apple mobile devices, and evaluates new ideas and features for CPU hardware. The schedule is 40 hours per week. The listed base pay range is $180,294–$225,300 per year. Base pay depends on skills, qualifications, experience, and location. Apple describes additional compensation and benefits that may include participation in discretionary employee stock programs, restricted stock unit awards, discounted stock purchases through the Employee Stock Purchase Plan, medical and dental coverage, retirement benefits, discounted products and free services, reimbursement for certain career-related education expenses including tuition, discretionary bonuses or commission payments, and relocation, subject to eligibility and plan terms.

Requirements

  • Master’s degree or foreign equivalent in Electrical Engineering, Computer Engineering, or a related field.
  • Knowledge of microprocessor architecture, including instruction fetch and decode, instruction scheduling and register renaming, out-of-order execution, integer and floating-point execution, load/store execution or cache, and memory subsystems.
  • Experience or education using SystemVerilog or Verilog to write RTL for a machine-learning unit within a CPU.
  • Experience or education using scripting languages such as Python or Perl to develop RTL design automation scripts.
  • Experience or education in computer architecture to optimize CPU performance and power.
  • Experience or education applying logic-design knowledge to explore and implement advanced compression techniques in CPUs.
  • Experience or education using Synopsys Verdi or Cadence Indago to analyze simulation waveforms.
  • Experience or education writing RTL assertions and guiding stimulus generation, design analysis, coverage targeting, and failure fixing.
  • Experience or education with physical design to ensure design meets timing goals.
  • Experience or education deploying clock gating, power gating, and DVFM for power optimization.
  • Experience or education using CDC and RDC tools or techniques and working with multiple clock and reset domains.
  • Experience or education applying design knowledge to silicon validation and bring-up, debugging, and product qualification.

Responsibilities

  • Define the micro-architecture of CPU hardware.
  • Develop CPU hardware using a hardware-description language.
  • Perform functional debugging and design closure.
  • Achieve timing and power closure for target frequency and power requirements.
  • Prepare design specification documentation.
  • Design and develop hardware for Apple's mobile devices.
  • Evaluate new ideas and features for CPU hardware.
  • Write RTL for a machine-learning unit within the CPU.
  • Develop automation scripts for RTL design.
  • Analyze simulation waveforms and write RTL assertions; guide stimulus generation, design analysis, coverage targets, and failure resolution.
  • Work on physical-design aspects to meet timing goals.
  • Deploy low-power design techniques, including clock gating, power gating, and DVFM.
  • Use CDC and RDC tools and techniques across multiple clock and reset domains.
  • Apply design knowledge to silicon validation and bring-up, accelerating debugging and supporting robust product qualification through early identification and resolution of issues.

Benefits

  • Comprehensive medical and dental coverage
  • Retirement benefits
  • Discounted products and free services
  • Reimbursement for certain career-related educational expenses, including tuition
  • Opportunity to participate in discretionary employee stock programs
  • Discretionary restricted stock unit awards
  • Discounted Apple stock purchases through the Employee Stock Purchase Plan
  • May be eligible for discretionary bonuses or commission payments
  • May be eligible for relocation
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service