CPU Performance Architect

NVIDIA•Santa Clara, CA
•$184,000 - $356,500•Onsite

About The Position

NVIDIA is hiring a CPU Performance Architect for its CPU Performance Architecture team in Santa Clara, California. The role focuses on advancing CPU performance through modern microarchitectural ideas, evaluating their merit and feasibility through modeling, and implementing effective solutions in collaboration with build, verification, and post-silicon teams. The architect will help resolve timing, power, and area issues and partner with lead microarchitects to achieve CPU core targets. The position also involves advocating for microarchitectural ideas, explaining their benefits and drawbacks, and driving a microarchitecture segment by example.

Requirements

  • Deep understanding of new CPU microarchitecture and architecture.
  • Proven CPU microarchitectural innovation across areas such as Front End CPU Uarch, Midcore CPU Uarch, and Memory Subsystem CPU Uarch.
  • Experience in performance modeling, debugging, and demonstrating the merit of innovative ideas.
  • Ability to collaborate closely with build and verification teams to implement microarchitectural improvements.
  • At least 8 years of experience in a frontline role on new CPU projects.
  • Strong critical-thinking, communication, and advocacy abilities.
  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field, or equivalent experience.

Nice To Haves

  • Experience leading microarchitecture segments and driving initiatives.
  • History of collaborating with architects and microarchitects to achieve ambitious targets.
  • Demonstrated ability to think critically and successfully advocate for complex ideas.
  • Enthusiasm for driving innovation and leading by doing.

Responsibilities

  • Innovate and improve CPU performance through modern microarchitectural ideas.
  • Model potential improvements to assess their merit and feasibility.
  • Implement solutions in collaboration with build, verification, and post-silicon teams.
  • Resolve critical timing, power, and area issues to achieve a successful implementation.
  • Partner with lead microarchitects to meet CPU core performance, area, and power targets.
  • Advocate for microarchitectural ideas and communicate their benefits and drawbacks in various mediums.
  • Drive a microarchitecture segment with enthusiasm and energy, leading by example.

Benefits

  • Equity
  • Benefits
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service