ASIC Analog Layout Engineer
About The Position
As an ASIC Analog Layout Engineer at Micron, you will contribute to ASICs used in Micron’s tester and controller IP. You will implement high-speed analog and mixed-signal circuits and work closely with analog designers to develop robust, manufacturable layouts that optimize performance, signal integrity, and reliability in advanced semiconductor technologies. Candidates with experience in Analog Layout, Custom IC Layout, Mixed-Signal Layout, ASIC Physical Design, or Mask Design are encouraged to apply. Candidates meeting the minimum qualifications may be considered across multiple experience levels. The position involves developing custom layouts for high-speed circuit blocks, performing physical verification, optimizing layout characteristics, contributing to team methods and process improvements, and developing automation and AI-enabled tools. The role also supports troubleshooting layout environments, CAD systems, and related tools.
Requirements
- Bachelor’s degree in Electrical Engineering or a related technical field, or equivalent industry experience.
- Experience using Cadence Virtuoso or similar custom IC layout tools to develop custom analog, mixed-signal, or ASIC layouts.
- Experience performing physical verification activities, including DRC, LVS, ERC, and antenna rule closure.
- Experience working with semiconductor process technologies and applying analog layout fundamentals to optimize circuit performance and manufacturability.
Nice To Haves
- Four or more years of experience in custom analog, mixed-signal, ASIC physical design, or IC layout engineering.
- Master’s degree in Electrical Engineering or a related technical field.
- Experience with advanced process technologies, including FinFET nodes of 16 nm or below.
- Experience supporting high-speed analog circuits such as SerDes, PHY, PLL, DLL, TX, RX, clocking circuits, analog front-end designs, or related high-speed blocks.
- Experience with parasitic analysis and extraction tools such as Quantus Insight, ParagonX, or similar technologies.
- Experience developing automation solutions using SKILL, Python, PVL, or related scripting languages, including AI-enabled tools to improve engineering productivity and workflow efficiency.
- Experience with advanced-node layout techniques, including high-speed CMOS and CML layout methodologies.
Responsibilities
- Develop high-quality custom analog and mixed-signal layouts for high-speed ASIC applications.
- Collaborate with analog design engineers to create efficient, manufacturable layout solutions and provide feedback on layout feasibility.
- Perform and debug physical verification checks, including LVS, DRC, ERC, and antenna rule analysis.
- Optimize layouts for parasitics, signal integrity, electromigration, ESD robustness, and latch-up prevention.
- Contribute to layout methodologies, hierarchy standards, and process improvements that increase team efficiency.
- Develop automation, scripting, and AI-enabled solutions to improve layout productivity and workflow effectiveness.
- Troubleshoot and resolve layout environment, CAD, and tool-related issues.
- Support layout implementation for high-speed circuit blocks such as SerDes, PLL, DLL, transmitters, receivers, clocking circuits, analog front-end designs, and related PHY circuitry.
Benefits
- Medical, dental, and vision plan options.
- Programs that help protect income in case of illness or injury.
- Paid family leave.
- Paid time off program.
- Paid holidays.
- Additional compensation may include benefits, bonuses, and equity.
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
What This Job Offers
Job Type
Full-time
Career Level
Mid Level
