Analog and RF Layout Engineer

Capgemini•Santa Clara, CA
•$73,150 - $174,000•Onsite

About The Position

At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and engineering services across all industries. Join us for a career full of opportunities. Where you can make a difference. Where no two days are the same. Capgemini Engineering is seeking an experienced Analog and RF Layout Engineer to develop complex analog and mixed-signal integrated circuits in advanced CMOS FinFET technologies. You will collaborate with design and verification teams to deliver high-performance silicon for advanced communications and high-speed data applications.

Requirements

  • Bachelor’s degree in Electrical Engineering or a related discipline.
  • 6+ years of experience in analog and RF IC layout.
  • Experience with high-speed analog and mixed-signal designs in advanced CMOS FinFET technologies.
  • Proficiency with Cadence, Mentor Graphics, or Synopsys EDA tools.
  • Experience with transceivers, CMOS drivers, high-speed data converters, or PLLs.
  • Strong knowledge of floorplanning, routing, chip integration, and physical verification.
  • Understanding of thermal-aware layout, electromigration, and advanced physical-design practices.

Responsibilities

  • Lead layout implementation for complex analog and RF integrated circuits in advanced CMOS FinFET technologies, including 7nm and below.
  • Perform floorplanning, block-level routing, and top-level chip assembly.
  • Partner with design, verification, and product engineering teams to support successful tape-outs.
  • Optimize layouts for performance, manufacturability, reliability, and silicon quality.
  • Apply thermal-aware design and electromigration mitigation techniques.
  • Support physical verification, design reviews, and design-rule compliance.

Benefits

  • Paid time off based on employee grade (A-F), defined by policy: Vacation: 12-25 days, depending on grade, Company paid holidays, Personal Days, Sick Leave
  • Medical, dental, and vision coverage (or provincial healthcare coordination in Canada)
  • Retirement savings plans (e.g., 401(k) in the U.S., RRSP in Canada)
  • Life and disability insurance
  • Employee assistance programs
  • Other benefits as provided by local policy and eligibility
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service