Custom Layout Designer (Analog Layout Designer)

Cadence Design Systems•Cary, NC

About The Position

Cadence is seeking a layout engineer to create quality layouts for analog and mixed-signal circuit blocks in collaboration with circuit designers. The role covers the back-end design flow, from initial floor planning through detailed layout and final verification against foundry design rules. The team develops high-quality, high-speed and high-accuracy CMOS integrated-circuit IP for multiple foundries and process nodes, including FinFET and gate-all-around technologies. The designer will use Cadence design tools and work with experienced designers, global teams and Cadence R&D groups.

Requirements

  • BSEE or MSEE.
  • Exposure to microelectronics design and requirements.
  • Understanding of how layout affects circuit speed, capacitance, power and area.
  • Knowledge of analog layout techniques such as matching and shielding.
  • Exposure to Cadence Virtuoso Layout and physical verification tools.
  • Team-oriented, driven, self-motivated and autonomous.
  • Excellent communication, presentation and customer service skills.

Responsibilities

  • Implement high-speed and high-accuracy cells, blocks and IP blocks in a timely, high-quality and efficient manner.
  • Work with custom layout designers across global groups to build high-quality IP and test chips.
  • Work with circuit designers across global groups to understand technical and schedule needs.
  • Collaborate with Cadence R&D teams, including Virtuoso and PVS developers, to help develop layout editing and verification tools.
  • Perform back-end flow work, including initial floor planning, detailed layout and final verification for conformance to foundry design rules.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service