VLSI Physical Design Lead Engineer

Hewlett Packard Enterprise•Bloomington, CO
•Hybrid

About The Position

Hewlett Packard Enterprise is hiring a VLSI Physical Design Lead Engineer to provide technical leadership in VLSI design and development. The role develops organization-wide architectures and methodologies across multiple platforms and organizations, contributes to strategic technical decisions and cost efficiency, and leads multiple project teams and engineers. The position is hybrid, with an average of two days per week in an HPE office. The successful candidate will be a recognized technical authority who identifies emerging VLSI technologies and projects, helps shape industry standards, guides design reviews and compliance, and mentors engineers. The role also calls for influencing executive leadership, development partners, and standards groups, as well as supporting the selection of future technical leaders. HPE describes itself as a global edge-to-cloud company and emphasizes inclusion, flexibility, and professional development. The listed US annual base salary ranges are $168,000–$319,000 in Colorado and $159,500–$367,000 in Minnesota and Wisconsin; variable incentives may also be offered. Actual offers may vary based on location, experience, education or training, and skill level.

Requirements

  • Bachelor's, master's, or PhD degree in electrical engineering, computer engineering, or equivalent.
  • Typically 10 or more years of experience.
  • Leadership experience and mastery of electrical engineering fundamentals, VLSI principles, digital logic, and computer architecture.
  • Experience with static timing analysis and timing signoff; timing constraints and validation; synthesis and netlist quality analysis; formal verification; floorplanning and chip partitioning; and ECO implementation.
  • Experience with industry-standard EDA tools such as Synopsys Fusion Compiler, Design Compiler, PrimeTime, or Formality, and/or Cadence RTL Compiler, Genus, or LEC.
  • Experience with clock, I/O, test, and other specialized timing-closure challenges.
  • Experience developing ASIC implementation flows, automation, and design methodologies.
  • Experience with advanced process technologies and complex, high-performance ASIC designs.
  • Experience with hierarchical timing analysis and full-chip timing closure.
  • Excellent analytical and problem-solving skills.
  • Ability to work independently and collaboratively across multiple engineering disciplines.
  • Mastery of designing VLSI components, integrated circuitry, architectures, and algorithms into complex VLSI solutions.
  • Mastery of a programming and scripting language, hardware description language, EDA, and/or FPGA tools.
  • Coursework in VLSI design or VLSI concepts.
  • Demonstrated ability to provide technical leadership, mentor engineers, and influence cross-functional design decisions.
  • Mastery of executive written and verbal communication skills, and mastery of English and the local language.

Nice To Haves

  • Experience using AI tools and methodologies to run design experiments, learn new information, and optimize flows.
  • Publications, patents, or other demonstrated contributions in ASIC, VLSI, physical design, or electronic design automation.
  • A history of innovation and technical leadership, including multiple patents or publications and technical presentations in VLSI or electronic/hardware component designs and tools.

Responsibilities

  • Develop organization-wide VLSI design and development architectures and methodologies across multiple platforms and organizations within the Global Business Unit.
  • Review and evaluate VLSI designs and project activities for compliance with technology and development guidelines and standards.
  • Contribute to decisions with major technical impact on strategic direction and unit cost efficiency.
  • Provide technical leadership and accountability for multiple project teams and engineers.
  • Use VLSI expertise, business acumen, and experience to influence executive business leadership, outsourced development partners, and industry standards groups.
  • Guide and mentor less experienced staff, promoting VLSI design and development innovation and excellence.
  • Participate in and provide input on processes for selecting future technical leaders.
  • Identify emerging VLSI technologies and analyze their impact.
  • Help identify new VLSI projects and programs.
  • Contribute to defining industry standards and developing product features that become de facto industry standards.

Benefits

  • A comprehensive suite of benefits supporting physical, financial, and emotional wellbeing.
  • Programs and resources for personal and professional development and career goals.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service