Senior FPGA Engineer

Cisco•San Jose, CA
•$154,900 - $225,300•Onsite

About The Position

The Senior FPGA Engineer will contribute to the design and delivery of FPGA solutions for Cisco’s next-generation data center switching products. The role spans FPGA design and architecture, RTL development using Verilog or SystemVerilog, synthesis, timing closure, simulation, verification, and hardware lab debugging, taking work from concept through production. The engineer will help verify solutions and ensure products meet Cisco and industry quality standards. The position is part of Cisco’s Network Hardware Engineering group, which develops hardware platforms for switching, routing, and wireless products, including high-bandwidth systems for data centers and AI clusters. The engineer will collaborate with system designers, diagnostics engineers, customer escalation engineers, and external vendors, and will work independently using best practices with minimal guidance. This role is onsite in San Jose, California.

Requirements

  • Bachelor’s degree in electrical engineering and 7+ years of relevant experience, or a master’s degree in electrical engineering and 4+ years of relevant experience.
  • Experience in full-lifecycle FPGA design.
  • Experience writing structured, reusable, and optimized Verilog.
  • Expertise with FPGA vendor toolchains such as Vivado, Quartus, or Libero.
  • Experience with timing closure and writing timing constraints.
  • Experience performing lab work with tools such as oscilloscopes, logic analyzers, programming dongles, and their software applications.

Nice To Haves

  • Comfort working in a Linux environment.
  • Experience with scripting languages such as shell, Python, or Tcl.
  • Experience writing test benches or running simulations.
  • Experience working with more than one FPGA vendor.
  • Previous experience with schematic design or system design.

Responsibilities

  • Design FPGA solutions and develop RTL using Verilog or SystemVerilog.
  • Contribute to FPGA architecture, synthesis, timing closure, simulation, and verification.
  • Debug hardware in the lab and help guide solutions from concept through production.
  • Help ensure products meet Cisco and industry quality standards.
  • Work cross-functionally with system designers, diagnostics engineers, customer escalation engineers, and external vendors to develop robust test methodology and mitigate issues in a timely manner.
  • Work independently using best practices, with minimal guidance and direction.

Benefits

  • Medical, dental, and vision insurance.
  • 401(k) plan with a Cisco matching contribution.
  • Paid parental leave.
  • Short- and long-term disability coverage.
  • Basic life insurance.
  • Potential eligibility for Cisco restricted stock unit grants, which vest following continued employment for defined periods.
  • Paid holidays and a floating holiday for non-exempt employees.
  • Paid birthday day off, year-end holiday shutdown, and personal wellness days.
  • Paid vacation time for non-exempt employees; exempt employees participate in a flexible vacation time-off program with no defined limit, subject to availability and business limitations.
  • Paid sick time, with unused sick time carryforward as described in the posting.
  • Additional paid time away may be requested for critical or emergency family issues.
  • Optional paid volunteer time.
  • Annual bonuses may be available for non-sales roles, subject to Cisco policies.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service