R&D Engineer Physical Design

Broadcom•San Jose, CA
•$143,800 - $230,000

About The Position

Broadcom is seeking an experienced ASIC Implementation Engineer to drive physical design execution for next-generation, high-complexity system-on-chip (SoC) architectures across advanced FinFET process nodes, such as 5nm, 3nm, and 2nm. The role leads implementation disciplines from floorplanning through clocking, power integrity, and final timing signoff. It involves working with architecture, RTL, CAD, and package engineering teams, as well as external foundry partners and customers worldwide, to achieve first-pass silicon success under demanding performance, power, and area (PPA) constraints.

Requirements

  • Bachelor of Science degree in Electrical Engineering and 13 or more years of related experience, or a Master of Science degree in Electrical Engineering and 10 or more years of related work experience.

Responsibilities

  • Drive block- and top-level physical implementation, including floorplanning, placement, clock tree synthesis (CTS), routing, and post-route optimization.
  • Perform static timing analysis (STA), crosstalk analysis, and signal integrity signoff across PVT corners and operating modes.
  • Execute DRC, LVS, antenna, and ERC checks and resolve complex multi-patterning and design-rule violations associated with advanced lithography.
  • Use and benchmark Synopsys, Cadence, and Siemens EDA tools to improve flow automation, runtime efficiency, and PPA metrics.
  • Collaborate with geographically distributed teams, customers, and foundry interface teams to resolve implementation bottlenecks and adapt to changing project requirements.

Benefits

  • Discretionary annual bonus eligibility.
  • Competitive new-hire equity grant and the opportunity to receive annual equity awards.
  • Medical, dental, and vision plans.
  • 401(k) participation with company matching.
  • Employee Stock Purchase Program (ESPP).
  • Employee Assistance Program (EAP).
  • Company-paid holidays.
  • Paid sick leave and vacation time.
  • Paid Family Leave and other leaves of absence in accordance with applicable laws.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service