Principal FPGA Design Engineer

Advanced Micro Devices, Inc•Santa Clara, CA
•Onsite

About The Position

AMD's Network Technology Solutions Group (NTSG) is seeking a Principal FPGA system engineer to provide technical leadership in the architecture, design, development, integration, and validation of complex board-level products using FPGAs, embedded processors, and advanced system technologies. The role owns the full design lifecycle, from gathering architectural requirements and writing specifications to design and verification RTL, board schematic and layout reviews, system bring-up, and production deployment. The engineer works cross-functionally with system designers, diagnostics engineers, customer escalation engineers, and external vendors and ODM/JDM partners to deliver high-speed networking products for AI data centers and AI clusters. System bring-ups may take place domestically and overseas. The ideal candidate is an experienced FPGA design engineer with strong technical leadership skills who can drive complex technical initiatives, mentor engineering teams, and influence cross-functional stakeholders. The role is based in Santa Clara, California, and is not eligible for visa sponsorship.

Requirements

  • 12+ years of experience in FPGA/SOC design, implementation, and verification.
  • Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or a related field.

Nice To Haves

  • Proven experience leading multiple full life-cycle FPGA designs for datacenter networking products.
  • Strong knowledge of control interfaces such as PCIe, I2C, MDIO, QSPI, Ethernet, USB, LPTI, and AXI.
  • Expert proficiency with AMD/Xilinx Vivado and Vitis and Lattice toolchains.
  • Deep expertise in FPGA timing closure, floorplanning, CDC analysis, pipelining, and area/performance optimization.
  • Strong SystemVerilog and/or Verilog design and verification experience.

Responsibilities

  • Collaborate with AMD engineering teams and ODM/JDM partners to define FPGA microarchitecture and detailed design specifications.
  • Design and develop system control-path FPGAs for AMD's networking product portfolio.
  • Develop, integrate, simulate, and verify Verilog/SystemVerilog RTL, including creating custom testbenches.
  • Execute the full FPGA development flow, including synthesis, place and route, timing closure, and in-system hardware debugging.
  • Work with hardware, software, and diagnostic engineering teams to support rapid bring-up and debugging of next-generation network platforms.
  • Participate in peer RTL code reviews and PCB schematic and board design reviews.
  • Lead system bring-ups domestically and overseas.
  • Develop AI-skills, Python, Tcl, or shell scripts to streamline data processing and automate FPGA design workflows.
  • Provide technical leadership and mentor engineering teams.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service