About The Position

Rolls-Royce is seeking a Principal Engineer - FPGA/ASIC Design Specialist to join its growing team. The position supports flagship programs and involves working with a global, multidisciplinary team to address complex technological challenges. The role designs, verifies, integrates, and tests FPGA/ASIC solutions for current and future Rolls-Royce engine control system products. Work includes developing architectures, writing code, running simulations and synthesis, creating test benches, and preparing documentation for certification authority review. The role is home-based and requires travel up to 25%.

Requirements

  • Bachelor's degree in Electronics Engineering and/or Computer Engineering and at least 5 years of experience, or a master's degree in either field and at least 3 years of experience, or a PhD in either field.
  • Must be a U.S. citizen.
  • Experience designing, verifying, integrating, and testing FPGA/ASIC solutions.
  • Ability to develop RTL using VHDL, Verilog, and/or SystemVerilog and debug designs with simulation tools.
  • Expertise in achieving FPGA timing closure and generating test benches.

Nice To Haves

  • Experience validating FPGA hardware in a laboratory using oscilloscopes, logic analyzers, and debug tools such as ILA or JTAG.
  • Scripting experience with TCL, Python, or shell scripts.
  • Ability to work in Windows and Linux development environments.
  • Demonstrable experience with version control, such as Git or SVN.
  • Experience with Actel and Xilinx tool flows for implementing complete designs.
  • Experience developing model-based systems using digital engineering toolsets such as MATLAB or Simulink.
  • Knowledge of systems engineering, robust design tools and techniques, and model-centric development approaches.
  • Experience with Cameo Systems Modeler (MagicDraw) or similar SysML modeling software.

Responsibilities

  • Participate in all project phases and produce detailed design documentation, verification plans, and reports.
  • Design and develop custom digital devices, including ASICs and FPGAs, for Rolls-Royce electronic engine control units.
  • Verify complex products using FPGAs and/or ASICs to DO-254.
  • Develop RTL using a hardware description language such as VHDL, Verilog, or SystemVerilog, and debug designs using simulation tools.
  • Achieve timing closure on FPGA designs and generate test benches.
  • Evaluate design process flows, including high-level design, synthesis, place and route, timing constraints, and power utilization.
  • Integrate and test FPGA/ASIC solutions for current and future engine control system products.
  • Prepare documentation for review by certification authorities.

Benefits

  • Base pay
  • Discretionary bonus plan
  • Health insurance
  • Dental insurance
  • Vision insurance
  • Disability insurance
  • Life insurance
  • Accidental death and dismemberment insurance
  • Flexible spending account
  • Health savings account
  • 401(k) retirement savings plan with company match
  • Employee Assistance Program
  • Paid time off
  • Certain paid holidays
  • Paid parental and family care leave
  • Tuition reimbursement
  • Long-term incentive plan
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service