Formal Verification Engineer

Apple•Austin, TX

About The Position

As part of Apple’s Silicon Technologies group, the Formal Verification Engineer helps design and manufacture next-generation, high-performance, power-efficient processors and systems-on-a-chip (SoCs). The role contributes to the functional quality of Apple products by carrying out formal verification for one or more design blocks or IPs, collaborating closely with design engineers, and developing verification approaches that improve design quality and verification efficiency. The engineer may work on areas such as CPU, GPU, cellular and connectivity IP, audio and image processing IP, neural network IP, memory/DMA controllers, security IP, peripheral IP, interconnects, and power-management subsystems. The role includes developing formal micro-architecture specifications and verification plans, including security requirements; proving design properties and identifying bugs; modeling security attacks; and creating reusable formal models, verification code, and correct-by-construction design methodologies.

Requirements

  • Bachelor’s degree.
  • At least 3 years of relevant industry experience in silicon validation, software engineering, or a related field.
  • Interest in learning and becoming an expert in SoC, CPU, GPU, or cellular design.
  • Detail-oriented approach and desire to overcome challenges.
  • Knowledge and experience interpreting hardware specifications.
  • Proficiency in a scripting language and excellent debugging skills.
  • Excellent interpersonal skills.
  • Passion for developing world-class, innovative formal verification solutions.

Nice To Haves

  • Knowledge of formal methods or formal verification technologies.

Responsibilities

  • Work with Apple Silicon design engineers to develop formal micro-architecture specifications.
  • Develop comprehensive formal verification test plans that include verification of unique security requirements.
  • Prove design properties, find design bugs, and work closely with design teams to improve micro-architecture.
  • Develop creative approaches to model security attacks and prove the robustness of complex design micro-architectures.
  • Develop and implement reusable, optimized formal models and verification code.
  • Architect correct-by-construction design methodologies to improve formal verification efficiency and productivity.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service