DFT Engineer

Quest Global•San Jose, CA
•$160,000 - $220,000•Onsite

About The Position

Quest Global is seeking a highly experienced Design for Test (DFT) Engineer to contribute to the development of complex SoC/ASIC designs. The role focuses on DFT planning, integration, testing methodologies, and continuous improvement of DFT flows across chip-level and block-level implementations. This is an on-site position located in San Jose, San Diego, or Irvine, California, and requires commuting to the work location using personal transportation.

Requirements

  • Bachelor’s degree with 8+ years of experience, or a Master’s degree with 9+ years of experience.
  • Extensive hands-on experience in DFT for ASIC/SoC designs.
  • Strong expertise in chip-level DFT planning and integration.
  • Deep knowledge of LBIST (at-speed scan), ATPG, MBIST, and JTAG.
  • Experience with test-time reduction methodologies.
  • Solid understanding of low-power DFT and fault modeling, including stuck-at, transition, path delay, and IDDQ.
  • Experience with silicon failure analysis and debugging.
  • Strong knowledge of static timing analysis (STA).
  • Experience with DFT simulations, including timing considerations.
  • Familiarity with ASIC/SoC design flows, including low-power and multi-power-domain designs.
  • Experience working with Mentor DFT tools or similar EDA tools.
  • Must be able to commute to and from the work location using personal transportation arrangements.

Responsibilities

  • Develop and implement top-level and block-level DFT plans and integrations.
  • Use Tessent tool flow across DFT processes.
  • Generate ATPG and support ATE interface integration.
  • Support ATE bring-up and conduct silicon failure analysis and debugging.
  • Analyze and reduce test time while maintaining high quality standards.
  • Execute synthesis, STA, and simulation for DFT modes.
  • Perform formal verification and ensure design correctness.
  • Implement and manage multi-power-domain DFT strategies.
  • Troubleshoot complex DFT issues and drive continuous DFT flow improvements.

Benefits

  • 401(k)
  • 401(k) matching
  • Dental insurance
  • Health insurance
  • Life insurance
  • Paid time off
  • Referral program
  • Vision insurance
  • Short/Long Term Disability
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service