ASIC Design Engineer

NVIDIA•Santa Clara, CA
•$116,000 - $218,500

About The Position

NVIDIA is hiring an ASIC Design Engineer to build SoC and GPU products for applications including consumer graphics, self-driving cars, and artificial intelligence. The engineer will work with a skilled team to develop high-performance, area- and power-efficient designs and contribute to products that advance computing.

Requirements

  • Bachelor’s or master’s degree, or equivalent experience, in Electrical Engineering, Computer Engineering, or Computer Science.
  • At least 2 years of relevant RTL design work experience.
  • Strong microarchitecture and RTL development skills, including Verilog, and familiarity with front-end flows including logic synthesis, power analysis, and timing analysis.
  • Exposure to digital systems and VLSI design, computer architecture, and computer arithmetic.
  • Strong coding skills in Perl, Python, or other industry-standard scripting languages.
  • Excellent interpersonal skills and ability to work well in a team.

Nice To Haves

  • Strong C/C++ skills.
  • Experience with multiple clock domains, asynchronous logic, interface protocols, and arbitration schemes.
  • Outstanding debugging, problem-solving, and analytical abilities.

Responsibilities

  • Draft microarchitecture documents and implement RTL to meet development targets and specifications.
  • Analyze architectural trade-offs based on features, performance requirements, and area and power constraints.
  • Develop microarchitecture and RTL, delivering fully verified, synthesis- and timing-clean builds.
  • Collaborate with architects, fellow designers, and pre- and post-silicon verification teams to deliver RTL builds.
  • Work on IP such as GPU time distribution systems, engine schedulers, interrupt controllers, and copy engines.
  • Assist the silicon bring-up team with debugging and post-silicon validation.

Benefits

  • Equity
  • Benefits (not otherwise specified)
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service