ASIC Design Engineer

Cornelis Networks, Inc.
•Remote

About The Position

Cornelis Networks is hiring ASIC Design Engineers to develop world-class SoCs for high-performance computing, high-performance data analytics, and artificial intelligence interconnect solutions. The role focuses on implementing advanced Ethernet protocols for next-generation Ethernet ASICs and collaborating across design, physical design, verification, hardware, firmware, and software teams. The position includes writing microarchitecture specifications, defining RTL block timing constraints, supporting timing optimization, ensuring adequate design verification coverage, and helping resolve ASIC issues after silicon is available. The role may be performed remotely from Costa Rica through an Employer of Record (EOR). The company offers a competitive compensation package that includes base salary, performance incentives, and equity participation; additional benefits, paid holidays, and flexible work arrangements may depend on location and eligibility.

Requirements

  • Bachelor’s or master’s degree in Computer Engineering or Electrical Engineering.
  • At least 3 years of post-college experience in digital design.
  • Proficiency in Verilog and SystemVerilog.
  • Relevant experience in timing closure and familiarity with modern physical design methodologies.
  • Demonstrated strength in system-level debugging and determining the root cause of technical issues.
  • Strong verbal and written communication skills.

Nice To Haves

  • Experience with Ethernet architecture and networking protocols.
  • Familiarity and experience designing Ethernet protocols applicable to Ethernet adapters and switches.
  • Experience with multiple-clock designs and asynchronous interfaces.

Responsibilities

  • Implement advanced Ethernet protocols for next-generation Ethernet ASICs.
  • Write microarchitecture specifications.
  • Define timing constraints for RTL blocks and work with Physical Design engineers on timing optimization before silicon fabrication.
  • Work with verification engineers to create block- and system-level test plans and ensure adequate design coverage before silicon fabrication.
  • Work with hardware, firmware, and software engineers to resolve ASIC issues after silicon fabrication.

Benefits

  • Competitive compensation package including base salary, performance incentives, and equity participation.
  • Depending on geographic location and eligibility, additional benefits, paid holidays, and flexible work arrangements.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service