Staff Datapath Design Engineer

Micron•San Jose, CA

About The Position

Micron Technology is seeking a Staff Datapath Design Engineer to lead the design, analysis, and optimization of digital and analog circuits for new NAND memory products, with a focus on performance, power, and area (PPA). The role defines architecture and chip plans, including placement and routing optimization, and designs high-speed block-level datapath circuits. It includes parasitic modeling, layout supervision, circuit simulation, and verification to validate functionality, performance, and reliability within safe operating ranges. The engineer collaborates with domain experts and partners to review design details, contributes to the design, layout, and optimization of memory, logic, and analog circuits for new product opportunities, and supports cross-group communication and standardization.

Requirements

  • Bachelor’s degree in Electrical Engineering, Computer Science, or a related field.
  • Five years of progressive, post-baccalaureate experience in the job offered or a related occupation.
  • Experience optimizing high-speed circuit performance, power, and area.
  • Circuit simulation experience with System Verilog, HSPICE, or other SPICE simulators.
  • Ability to analyze silicon data and make circuit changes.
  • Circuit reliability verification experience for aging, electromigration, and self-heating.
  • Layout review and STARRC extraction experience.

Responsibilities

  • Lead the design, analysis, and optimization of digital and analog circuits for new NAND memory products.
  • Optimize circuit performance, power, and area (PPA).
  • Define architecture and chip plans, including placement and routing optimization.
  • Design high-speed datapath circuits at the block level, model parasitics, and supervise layout.
  • Perform circuit simulations using industry-standard simulators to validate functionality and performance.
  • Collaborate with domain experts and partners to review final design details and ensure designs operate within safe reliability operating ranges.
  • Contribute to the design, layout, and optimization of memory, logic, and analog circuits for new product opportunities.
  • Perform verification through modeling and simulation using industry-standard simulators.
  • Contribute to cross-group communication, standardization, and group success.

Benefits

  • Medical, dental, and vision plan options.
  • Income-protection benefit programs for illness or injury.
  • Paid family leave.
  • Paid time off.
  • Paid holidays.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service