SoC Power Spec Engineer

Apple•San Diego, CA

About The Position

As part of Apple’s Silicon Engineering group, the SoC Power Spec Engineer models power dissipation across IPs, applications, and systems, including AI/ML workloads. The role contributes to optimizing leading-edge chips for power efficiency and collaborates with architecture, SoC design, system design, software, technology, validation, and product engineering teams. It also partners with power lab and silicon characterization and validation teams to correlate models with silicon data.

Requirements

  • Bachelor’s degree in a relevant field.
  • At least 3 years of relevant industry experience.

Nice To Haves

  • Master of Science in Electrical Engineering preferred.
  • Deep knowledge of SoC architecture and power modeling.
  • Deep understanding of SoC building blocks, including CPU, GPU, caches, memory, and media IPs.
  • Skills in scripting and data analysis.
  • Understanding of VLSI design flow and CMOS technology, with an electrical engineering background.
  • Ability to understand and model thermal control loops and throttling mechanisms.
  • Strong teamwork and excellent communication skills.

Responsibilities

  • Model power dissipation at the SoC level for Neural Engines, CPUs, graphics, AI/ML compute accelerators, media IPs, caches, and fabric.
  • Model power dissipation for customer use cases.
  • Work with system designers, technology, silicon validation, and product engineering teams to define SoC-level power targets and power delivery.
  • Work with power lab and test teams to correlate models with silicon data.
  • Collaborate with architects, silicon design engineers, and software developers on silicon optimization and model correlation for mobile SoC design.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service