Senior Silicon Validation Engineer

Cynet Systems•San Jose, CA

About The Position

The Senior Silicon Validation Engineer will join a highly technical team that develops test plans, performs functional and electrical validation, and debugs issues for new processor silicon interface features, with a strong focus on power management. The engineer will provide detailed input into platform definitions, review platform designs used in silicon validation, and offer technical guidance and training to less experienced engineers and technicians.

Requirements

  • Bachelor's degree in Electrical Engineering or Computer Engineering with 5–7 years of related experience, or a Master's degree with 5+ years of directly related experience.
  • Demonstrated technical expertise in developing and executing platform-level electrical and functional test plans.
  • Demonstrated technical expertise in debugging processor and PC platform I/O interfaces.
  • Experience or knowledge using oscilloscopes, reading schematics and layout documentation, and operating Microsoft Windows and Office applications.
  • Strong verbal and written communication skills.
  • Ability to communicate effectively with a variety of engineering disciplines and management.

Nice To Haves

  • Platform-level electrical characterization experience with processor I/O interfaces is preferred.
  • An advanced degree is considered a plus.

Responsibilities

  • Write comprehensive electrical and functional test plans for processor interface validation.
  • Execute electrical and functional test plans for client processors using hardware and software validation tools, oscilloscopes, and logic analyzers.
  • Debug electrical and functional issues on new processors.
  • Provide detailed input into platform definitions.
  • Review platform designs used in silicon validation.
  • Provide technical guidance and training to less experienced engineers and technicians.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service