Senior Principal FPGA Design Engineer

BAE Systems•Wayne, NJ
•$138,120 - $234,840

About The Position

BAE Systems is seeking an experienced FPGA design engineer to help develop advanced communications technology within its Integrated Communication Solutions product line. The role works with cross-functional teams on capabilities that support C4ISR systems and warfighter missions. The Senior Principal FPGA Design Engineer provides technical leadership to a team of FPGA engineers, planning, executing, and managing FPGA development on a project. The role also mentors junior engineers, prepares estimates and work breakdowns for future efforts, and provides management feedback on design processes, implementation, and algorithm development. The position offers flexible scheduling, including every other Friday off, and opportunities to work on diverse and challenging assignments. U.S. citizenship is required under a government contract. Candidates must be eligible for a Secret Security Clearance.

Requirements

  • U.S. citizenship.
  • Eligibility for a Secret Security Clearance.
  • Bachelor’s degree in Computer Engineering, Electrical Engineering, or a related discipline and 8+ years of experience, or a master’s degree and 6 years of experience.
  • Proficiency in VHDL for design entry.
  • Testbench and simulation expertise with Mentor Graphics QuestaSim.
  • Experience with standard vendor toolsets, including Intel Quartus and Xilinx Vivado, in Windows and/or Linux environments.
  • Lab verification and debugging experience.
  • Experience with configuration management tools such as Git.
  • Architectural experience.
  • Strong problem-solving abilities and motivation.
  • Ability to mentor and lead a team of engineers.

Nice To Haves

  • Active Secret Security Clearance.
  • Eligibility for Top Secret Security Clearance.
  • Digital Signal Processing implementation experience and/or algorithm development.
  • Experience with communications protocols, waveforms, and products.
  • Experience with MATLAB/Simulink toolsets and/or verification using test vectors generated from reference models.
  • Working knowledge of Verilog.
  • Experience with latest device technologies, including SoC and high-speed interfaces.

Responsibilities

  • Work with cross-functional teams to develop capabilities for the Integrated Communication Solutions product line.
  • Provide technical leadership to FPGA engineers and plan, execute, and manage FPGA development on a project.
  • Mentor junior FPGA engineers and guide them in the early stages of their careers.
  • Provide estimates and work breakdowns for proposed future efforts.
  • Offer management feedback on design processes, implementation, and algorithm development.

Benefits

  • Health insurance
  • Dental insurance
  • Vision insurance
  • Health savings accounts
  • 401(k) savings plan
  • Disability coverage
  • Life and accident insurance
  • Employee assistance program
  • Legal plan
  • Discounts on home, auto, and pet insurance
  • Paid time off
  • Paid holidays
  • Paid parental leave
  • Military leave
  • Bereavement leave
  • Applicable federal and state sick leave
  • Recognition awards
  • Tuition reimbursement for advanced degrees
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service