About The Position

NVIDIA is seeking Senior Physical Design Methodology Engineer(s) to join its Methodology team and help develop physical design methodologies for graphics processors and systems-on-chip (SOCs). The role develops creative solutions to advanced physical design problems and contributes to PPA experiments that test and develop technologies for CPUs and GPUs across multiple projects. Work includes floorplanning, power and clock distribution, chip assembly and place-and-route, timing analysis and closure, power and noise analysis, and back-end verification. The engineer also develops automation for early design collateral, such as scripts to analyze new library cells and modify design constraints for new technologies.

Requirements

  • MS in Electrical or Computer Engineering, or equivalent experience.
  • Minimum 5 years of experience in Physical Design Engineering.
  • Familiarity with chip design aspects including floorplanning, clock and power distribution, place-and-route, integration, and verification.
  • Strong background with hierarchical design approaches, top-down design, budgeting, timing, and physical convergence.
  • Familiarity with process-related design issues, including design for yield and manufacturability, EM and IR closure, and thermal management.
  • Expertise and in-depth knowledge of industry-standard EDA tools.
  • Proficiency in programming and scripting languages such as Perl, Python, and C++.

Nice To Haves

  • Experience with physical design related to CPU designs.

Responsibilities

  • Develop physical design methodologies for graphics processors and SOCs.
  • Develop creative solutions to state-of-the-art physical design problems for NVIDIA chips.
  • Participate in PPA experiments to test and develop technologies for CPUs and GPUs across multiple projects.
  • Run chip floorplanning, power and clock distribution, chip assembly and place-and-route, timing analysis and closure, power and noise analysis, and back-end verification.
  • Develop automation for early design collateral, including scripts to analyze new library cells and modify design constraints for new technologies.

Benefits

  • Comprehensive benefits package.
  • Equity eligibility.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service