Senior Design Verification Engineer

Micron Technology•San Jose, CA
•$130,000 - $221,000

About The Position

Micron Technology is seeking a Senior Design Verification Engineer to develop and support the tools, automation, and flows used to design, verify, and tape out advanced memory products. The engineer will work with design, layout, verification, and process teams to improve engineering productivity and design quality in areas such as layout automation, physical verification, circuit simulation, and digital implementation. This role combines EDA/CAD engineering with a core focus on applying AI to real semiconductor design challenges. The engineer will help define how AI is used in semiconductor design while contributing to technical projects and CAD methodology roadmaps. The role also includes developing scalable software, supporting end users, and mentoring engineers.

Requirements

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or Computer Science, or equivalent.
  • At least 5 years of industry experience in CAD, EDA, or semiconductor design.
  • Experience developing or supporting EDA tools and flows in at least one area: custom layout, physical verification, circuit simulation, or digital implementation.
  • Experience with IC design CAD tools for schematic capture, layout, simulation, or verification.
  • Proficiency in Python and at least one additional language, such as SKILL, Tcl, Perl, C, or C++.
  • Experience with Linux/Unix and shell scripting.
  • Solid CMOS and VLSI fundamentals.
  • Clear communication and practical debugging skills across global teams.

Nice To Haves

  • Experience with Cadence Virtuoso and SKILL, including layout automation or parameterized cell (PCell) development.
  • Experience with Calibre design rule checking (DRC) and layout versus schematic (LVS) flows, or rule-deck development in SVRF.
  • Experience with circuit simulators such as Spectre, HSPICE, FineSim, PrimeSim, VCS, or Xcelium.
  • Experience with RTL-to-GDS tools such as Fusion Compiler, Innovus, PrimeTime, or Formality.
  • Experience with parasitic extraction tools such as StarRC or Quantus.
  • Experience applying AI/ML, large language models, or agentic AI to engineering workflows.
  • Experience with source control, automated testing, and release management.
  • Knowledge of DRAM, HBM, NAND, or emerging memory development.

Responsibilities

  • Develop, enhance, and debug CAD tools, automation, and flows for custom IC design, layout, simulation, and verification.
  • Contribute to one or more functional areas: layout automation, physical verification, circuit simulation, or digital implementation.
  • Integrate, evaluate, and qualify in-house and commercial EDA tools in production environments.
  • Partner with design, layout, verification, and process teams to resolve workflow and tool-integration challenges.
  • Identify gaps in current tools and flows, and evaluate EDA industry offerings to improve quality, performance, and efficiency.
  • Provide training, documentation, and production support to end users.
  • Apply AI/ML and agentic AI to CAD automation, debugging, and user support.
  • Develop clean, scalable software and mentor engineers to support their technical growth.
  • Lead technical projects and contribute to CAD methodology roadmaps.

Benefits

  • Choice of medical, dental, and vision plans.
  • Programs that help protect income if unable to work due to illness or injury.
  • Paid family leave.
  • Paid time off.
  • Paid holidays.
  • Additional compensation may include bonuses and equity.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service