Principal RTL Design Engineer
About The Position
Marvell Custom Solutions partners with the world's most advanced technology companies—including leading hyperscalers, cloud data center operators, and telecom providers—to architect and deliver next-generation custom silicon that powers AI infrastructure, cloud computing, and 5G networks. Our team drives innovation at the forefront of semiconductor design, working on cutting-edge System-on-Chips (SoCs) built in the most advanced process nodes (3nm, 2nm) that leverage best-in-class IP portfolios spanning high-speed SerDes (112G+), advanced die-to-die interconnects, custom HBM memory architectures, PCIe Gen 6/7, and CXL 3.0 technologies—all integrated using breakthrough advanced packaging techniques including 2.5D, 3D, and co-packaged optics. In Custom Solutions, you'll collaborate with elite engineering teams across disciplines—from architecture and design through validation and production—to solve complex technical challenges that directly impact how billions of people experience technology, ensuring that every design meets the exacting specifications and performance requirements that our customers depend on to power their mission-critical infrastructure.
Requirements
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field
- 12+ years of experience in digital IC or SoC RTL design
- Deep expertise in RTL using System Verilog design and micro-architecture
- Strong understanding of clocking, reset, and power-aware design, SoC architecture, processor cores, memory, peripheral interfaces through hand on prior experience
- Hands-on experience with lint, CDC, and RDC analysis
- Proven ownership and track record of block or subsystem delivery on production silicon with aggressive development schedules.
- Strong debugging and problem-solving skills and multi-tasking
- Hands on experience in scripting language such as Perl/Python.
- Familiarity with low-power design techniques
- Exposure to synthesis, STA, or physical design flows
- Experience mentoring engineers or leading technical reviews
Responsibilities
- Lead micro-architecture and RTL development and HW/SW co-design efforts working across multi-functional teams, in developing state-of-the-art designs.
- Own RTL design, implementation, and integration of complex blocks or subsystems
- Define and influence block-level and subsystem-level micro-architecture
- Develop high-quality, synthesizable RTL using Verilog/SystemVerilog
- Ensure design correctness through lint, CDC, RDC, and peer reviews
- Collaborate with verification, validation, Firmware and synthesis/STA, and physical design teams
- Identify and resolve complex functional, timing, power and integration issues
- Contribute to digital design methodologies and best practices
- Mentor and guide junior engineers
- Lead design and tape-out readiness reviews
Benefits
- employee stock purchase plan with a 2-year look back
- family support programs to help balance work and home life
- robust mental health resources to prioritize emotional well-being
- recognition and service awards to celebrate contributions and milestones
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
What This Job Offers
Job Type
Full-time
Career Level
Principal
