Principal FPGA / RTL Design Engineer - Signal Processing

Motorola SolutionsLos Angeles, CA
$175,000 - $225,000Hybrid

About The Position

Motorola Solutions, through its subsidiary Silvus Technologies, is seeking a Principal FPGA / RTL Design Engineer to join their FPGA Engineering team. This role involves all aspects of research and development, from concept to field deployment, focusing on the efficient implementation of novel signal processing algorithms for Silvus' MIMO wireless networking products. The engineer will also support and develop FPGA-based designs for advanced wireless systems R&D, contributing to challenging real-world communication needs. The position is based in West Los Angeles, CA, with a hybrid schedule requiring a minimum of 3 days onsite per week (Mondays, Wednesdays, and Thursdays).

Requirements

  • Bachelor of Science degree in Electrical Engineering, Computer Science, or related field.
  • Minimum 10 years of demonstrated experience in RTL design and FPGA implementation; OR 8 years of RTL design and FPGA implementation experience with a Master of Science degree; OR 6 years of RTL design and FPGA implementation experience with a PhD degree.
  • Demonstrated experience with fixed point binary arithmetic and digital signal processing designs.
  • Proven expertise working with multiple clock-domain, high-utilization FPGA designs.
  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE.
  • Must be U.S. Person (U.S. Citizen, or Permanent Resident) due to clients under U.S. federal contracts.
  • All employment is contingent upon the successful clearance of a background check and drug test.

Nice To Haves

  • M.S. or Ph.D. degree in Electrical Engineering, Computer Science, or relevant field.
  • Basic MATLAB skills.
  • Solid knowledge and understanding of scripting languages such as Perl and Python.
  • Strong communication and presentation skills.
  • Experience with wireless communication systems on FPGA or ASIC designs.

Responsibilities

  • Digital design architecting for wireless communication projects.
  • Fixed point design of signal processing blocks while working with systems engineers.
  • RTL coding, simulation, and test bench development.
  • FPGA synthesis and timing closure.
  • Hardware verification and troubleshooting; familiarity with logic analyzers.
  • Provide support to the RF and Software Engineering teams.
  • Perform other related duties of which the above are representative.

Benefits

  • Incentive Bonus Plans
  • Medical, Dental, Vision benefits
  • 401K with Company Match
  • 10 Paid Holidays
  • Generous Paid Time Off Packages
  • Employee Stock Purchase Plan
  • Paid Parental & Family Leave
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service