The Physical Design Engineer will join a silicon engineering team supporting ASIC/SoC designs in Sunnyvale, California. The role involves work across the chip development lifecycle, with a focus on RTL synthesis, placement optimization, floorplanning, and timing closure. The position is onsite and described as a long-term contract.
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
Career Level
Senior