Physical Design Engineer, Staff

Qualcomm•Austin, TX
•$145,600 - $218,400

About The Position

Qualcomm Technologies, Inc. is seeking a Staff-level Physical Design Engineer for its Engineering Group, ASICs Engineering organization. The role involves defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP (block/SoC) development for high-performance, high-quality, low-power products. The engineer collaborates with cross-functional teams to determine product execution paths and develop implementation strategies that satisfy system requirements and customer needs. The position covers complex ASIC design flows, from high-level design through synthesis, place and route, timing and power analysis, and verification, or corresponding custom circuit design and layout flows. The engineer uses tools such as RTL-to-GDS flow tools and Virtuoso to support the architecture and design of complex blocks, SoCs, or IC packages, and writes and reviews detailed technical documentation. The engineer works independently with minimal supervision, provides guidance to other team members, and makes significant decisions that may affect work beyond the immediate group. The work involves complex communication, planning, problem-solving, and prioritization, and may require influencing or negotiating with others. The role has moderate influence on organizational decisions and may be consulted on key decisions by senior leadership.

Requirements

  • Bachelor's degree in Science, Engineering, or a related field and 4 or more years of ASIC design, verification, validation, integration, or related work experience; or a master's degree in Science, Engineering, or a related field and 3 or more years of such experience; or a Ph.D. in Science, Engineering, or a related field and 2 or more years of such experience.
  • Ability to work independently with minimal supervision and provide guidance to other team members.
  • Verbal and written communication skills sufficient to convey complex information; the role may require negotiation, influence, and tact.
  • Ability to plan, solve problems, and prioritize work where tasks do not have defined steps.

Nice To Haves

  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
  • 6 or more years of ASIC design, verification, validation, integration, or related work experience.
  • 2 or more years of experience with architecture and design tools.
  • 2 or more years of experience with scripting tools and programming languages.
  • 2 or more years of experience with design verification methods.
  • 1 or more years of work experience in a role requiring interaction with senior leadership, such as Director level and above.

Responsibilities

  • Define, model, design, optimize, verify, validate, implement, and document IP (block/SoC) development for high-performance, high-quality, low-power products.
  • Create architectures, circuit specifications, logic designs, and/or system simulations based on system-level requirements.
  • Collaborate with software architecture, hardware architecture, product management, and program management teams to develop and execute implementation strategies that meet system requirements and customer needs.
  • Evaluate complex process flows, including high-level design, synthesis, place and route, timing, power use, and verification, or comparable custom circuit design and layout flows.
  • Use tools and applications, including RTL-to-GDS flow tools and Virtuoso, to support architecture and design of complex blocks, SoCs, or IC packages.
  • Write and review detailed technical documentation for complex EDA, IP, and ASIC projects.
  • Work independently with minimal supervision and provide supervision or guidance to team members.
  • Communicate complex information and contribute to organizational decisions, including through influence or negotiation where needed.

Benefits

  • Competitive annual discretionary bonus program.
  • Opportunity for annual RSU grants; employees on sales-incentive plans are not eligible for the annual bonus.
  • Competitive benefits package designed to support employees at work, at home, and at play.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service