Physical Design Engineer

Voltai•Palo Alto, CA

About The Position

Voltai develops world models and agents that learn, evaluate, plan, experiment, and interact with the physical world, with a focus on hardware, electronics systems, and semiconductors. The Physical Design Engineer will take designs from netlist to GDSII and own floorplanning through closure on real silicon programs with leading semiconductor companies. The role also contributes to helping Voltai’s AI learn how expert physical designers make decisions.

Requirements

  • At least 5 years of physical design experience with multiple production tapeouts.
  • Deep experience with Innovus or Fusion Compiler/ICC2.
  • Strong understanding of timing closure, clock tree synthesis, and power distribution networks.
  • Experience at advanced nodes (7nm and below).
  • Strong Tcl and Python scripting skills.

Nice To Haves

  • Full-chip integration or hierarchical design experience.
  • Experience with high-speed or low-power designs.
  • Interest in AI or machine learning applied to physical design.

Responsibilities

  • Own block-level and full-chip physical implementation, including floorplanning, placement, clock tree synthesis, and routing.
  • Drive timing, power, and congestion closure with synthesis and STA teams.
  • Complete physical verification (DRC/LVS) and power integrity (IR drop, EM) for signoff.
  • Build and improve place-and-route flows and automation.
  • Evaluate AI-generated floorplans and implementation decisions, and help define what good looks like.
  • Work directly with customer teams on implementation challenges.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service