Layout/Mask Design Engineer

Micron Technology•Boise, ID
•Onsite

About The Position

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Design and implement physical layouts for advanced digital, analog, and mixed-signal circuits used in the development of memory products. Responsible for translating schematics into high quality, manufacturable layouts that meet process rules, performance targets, and schedule commitments, while collaborating closely with cross functional engineering teams. Create physical layouts of transistors, resistors, capacitors, and interconnect structures for digital, analog, and mixed-signal circuits. Perform block-level floor planning, including layout area estimation and optimization. Develop IC top-level floorplans and provide accurate total die area estimates. Execute routing, power bus design, and creation of robust PDN (Power Domain Network) solutions to ensure optimal electrical performance, reliability, and scalability. Ensure layouts comply with foundry process design rules and verify layout-versus-schematic (LVS) and design rule checks (DRC). Apply recommended layout, verification techniques, tools, and design flows to deliver high-quality designs on schedule. Work closely with analog/mixed-signal and digital design engineers to ensure proper layout implementation, including critical matching and symmetry requirements. Collaborate with Design Engineering, Product Engineering, Process Integration, Probe, and Assembly teams to proactively optimize designs for manufacturability, cost, quality, reliability, and time-to-market. Create and maintain layout-related documentation and actively participate in layout and design reviews. Support continuous improvement of layout methodologies, flows, and best practices to enhance overall product performance and customer satisfaction.

Requirements

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Material Engineering, or related field.
  • Device physics
  • Material characteristics affecting chip design performance
  • Electron microscopy (SEM)
  • Thermodynamics impacting leakage

Responsibilities

  • Design and implement physical layouts for advanced digital, analog, and mixed-signal circuits used in the development of memory products.
  • Translate schematics into high quality, manufacturable layouts that meet process rules, performance targets, and schedule commitments.
  • Create physical layouts of transistors, resistors, capacitors, and interconnect structures for digital, analog, and mixed-signal circuits.
  • Perform block-level floor planning, including layout area estimation and optimization.
  • Develop IC top-level floorplans and provide accurate total die area estimates.
  • Execute routing, power bus design, and creation of robust PDN (Power Domain Network) solutions.
  • Ensure layouts comply with foundry process design rules and verify layout-versus-schematic (LVS) and design rule checks (DRC).
  • Apply recommended layout, verification techniques, tools, and design flows to deliver high-quality designs on schedule.
  • Work closely with analog/mixed-signal and digital design engineers to ensure proper layout implementation, including critical matching and symmetry requirements.
  • Collaborate with Design Engineering, Product Engineering, Process Integration, Probe, and Assembly teams to proactively optimize designs for manufacturability, cost, quality, reliability, and time-to-market.
  • Create and maintain layout-related documentation and actively participate in layout and design reviews.
  • Support continuous improvement of layout methodologies, flows, and best practices to enhance overall product performance and customer satisfaction.

Benefits

  • Choice of medical, dental and vision plans
  • Benefit programs that help protect your income if you are unable to work due to illness or injury
  • Paid family leave
  • Robust paid time off program
  • Paid holidays
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service