Hardware Design Engineer Technical Lead

Cisco•Richfield, OH
•$161,900 - $223,700

About The Position

The Hardware Design Engineer Technical Lead is a key member of Cisco’s Purpose Built Switch hardware team. The role defines and designs next-generation Hyperscaler Switch hardware based on Silicon One and/or merchant ASICs. It is responsible for system- and board-level specifications, schematic capture, FPGA design, and ASIC/system-level bring-up and troubleshooting. The engineer works with ASIC, DFT, Signal Integrity, software, Diagnostics, and Manufacturing teams to bring up systems and resolve design issues; debugs and troubleshoots in labs using scopes and analyzers; and serves as the technical liaison with major component suppliers. The Common Hardware Group develops hardware platforms for Cisco’s switching, routing, and wireless products. The group works across full product development, from design and qualification through production.

Requirements

  • Bachelor’s degree plus 12 years of related experience, or a master’s degree plus 8 years, or a Ph.D. plus 5 years, or equivalent related work experience.
  • Prior experience with common hardware technologies, including power, clock, memory, CPU, and a variety of system interfaces.
  • Previous experience with complex high-speed board design and board bring-up.
  • Experience with schematics/layout, hardware bring-up, troubleshooting, and system-level testing.
  • Experience working with software teams on system bring-up and porting, including device configuration at the register level.

Nice To Haves

  • Experience with schematic, PCB, and Verilog HDL/VHDL design.
  • Experience writing scripts such as Python or Tcl.
  • Experience with laboratory bring-up and product design validation.
  • Knowledge of the Ethernet protocol.
  • Experience with access-switch Ethernet interfaces, including gigabit, multi-gigabit, and 10-gigabit.
  • Experience with high-speed Ethernet interfaces, including 25G, 100G, 400G, and 800G.
  • Experience with DRAM, CPU subcomplexes, and control interfaces such as PCIe, I2C, SPI, and MDC/MDIO.
  • Self-motivation, teamwork, and strong communication skills.

Responsibilities

  • Define and design next-generation Hyperscaler Switch hardware based on Silicon One and/or merchant ASICs.
  • Develop system- and board-level specifications, capture schematics, and design FPGA solutions.
  • Perform ASIC- and system-level bring-up and troubleshooting.
  • Work with ASIC, DFT, Signal Integrity, software, Diagnostics, and Manufacturing teams to bring up systems and resolve design issues.
  • Debug and troubleshoot designs in laboratories using scopes and analyzers.
  • Serve as a technical liaison with major component suppliers.

Benefits

  • Medical insurance
  • Dental insurance
  • Vision insurance
  • 401(k) plan with Cisco matching contribution
  • Paid parental leave
  • Short- and long-term disability coverage
  • Basic life insurance
  • Cisco restricted stock unit grants may be available, subject to eligibility and vesting requirements
  • 10 paid holidays per full calendar year
  • Floating holiday for non-exempt employees
  • Paid day off for employee’s birthday
  • Paid year-end holiday shutdown
  • Four paid personal wellness days
  • Paid vacation time for non-exempt employees; exempt employees participate in a flexible vacation program
  • 80 hours of sick time off, with up to 80 unused hours carried forward
  • Additional paid time away may be requested for critical or emergency family issues
  • Optional 10 paid volunteer days per full calendar year
  • Annual bonuses may be available for non-sales roles
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service