Intern, Digital Design - Fall 2026

Murata AmericaSan Diego, CA
$32 - $58Onsite

About The Position

This position is for a design verification/validation intern for Analog Mixed-Signal and Digital products. The intern will assist in developing, verifying, characterizing, validating, and supporting circuit IP blocks for product development.

Requirements

  • Ability to develop RTL and run Verilog simulations
  • Familiarity with FPGA development tools and lab debug of FPGA design projects
  • Familiarity with sequential and combinational logic, finite state machines, data path components such as adders, comparators, subtractors, multipliers, shifters, counters, timers
  • Familiarity with timing, metastability, setup/hold constraints
  • Familiarity with memory components, storage elements
  • Familiarity with software techniques, particularly programming in Python
  • Familiarity with digital logic design and synthesis
  • Understanding of CMOS silicon circuits
  • Familiarity with operating lab equipment, including DIO, SMUs, and oscilloscopes

Nice To Haves

  • Good Communication skills
  • Experience with serial interface protocols such as SPI or I2C
  • Experience with Cadence CAD tools, Simvision/Xcelium simulator, Genus synthesis, Innovus Auto Place, and Route
  • Understanding of test vectors and digital test concepts
  • Experience in ASIC front-end implementation tool flows and silicon bring-up

Responsibilities

  • Develop and simulate self-checking, functional design verification, and validation test benches
  • Development of FPGA systems using logic design and RTL coding.
  • Lab Debug of FPGA prototypes using logic analyzers, oscilloscopes and signal generators.
  • Modify C code controlling automated test equipment

Benefits

  • The selected candidate will be employed and receive all wages directly from a third party staffing agency selected by pSemi.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service