Sr Director, XSE Design Verification Engineering Manager

Intel Corporation•Santa Clara, CA
•$256,050 - $361,480•Hybrid

About The Position

As a Design Verification Engineering Manager, you will lead a team of design verification engineers responsible for Xeon SoC design verification. You will deploy and manage silicon design verification processes, procedures, tools, and technologies informed by current industry best practices. You will work with design, microarchitecture, and post-silicon validation teams to identify design bugs and improve microarchitecture. The role calls for rapid execution, high quality, and simplified process flows, contributing to delivery excellence and Intel's technology development. The Data Center Group develops technologies for cloud computing, enterprise, AI, and edge solutions. Within it, the DSE Xeon SoC Engineering organization develops SoC designs for next-generation data center performance. This role also leads verification delivery and security-related validation efforts, communicates design quality and status to senior executives, and develops technical leaders.

Requirements

  • Bachelor's, Master's, or PhD in Electrical Engineering, Computer Science, or a related field.
  • 12+ years of ASIC/SoC design and verification experience with a Bachelor's degree, 8+ years with a Master's degree, or 6+ years with a PhD.
  • Comprehensive knowledge of industry-standard protocols.

Nice To Haves

  • Proven experience in formal people management or leadership roles, with 5–10+ years managing technical teams.
  • Familiarity with AI and GPU technologies.
  • Experience with hardware emulation platforms.
  • Strong interpersonal and communication skills to lead cross-functional teams and drive results.

Responsibilities

  • Lead a team of design verification engineers responsible for Xeon SoC design verification.
  • Deploy and manage silicon design verification processes, procedures, tools, and technologies based on industry best practices.
  • Work with design, microarchitecture, and post-silicon validation teams to identify design bugs and improve microarchitecture.
  • Present verification status and design quality to senior executives, and present solutions when critical design issues arise.
  • Collaborate with program leaders on verification delivery and regression metrics against milestone requirements.
  • Understand security milestone expectations and work with SoC security validation teams to incorporate security testing through validation, hackathon reviews, and new techniques to improve security coverage.
  • Execute security and security development lifecycle tasks according to the job role and schedule milestones.
  • Enable teams to execute through clear goal setting, facilitating work, maintaining accountability, differentiated performance management, and driving team results.
  • Inspire people, role-model Intel values, develop others' capabilities, and ensure a productive work environment.
  • Develop future technical leaders who demonstrate rapid execution and a can-do attitude.

Benefits

  • Competitive pay
  • Stock bonuses
  • Health benefits
  • Retirement benefits
  • Vacation
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service