Design Verification Engineer

Apple•Austin, TX
•Onsite

About The Position

Imagine what you can do here. Apple is a place where extraordinary people gather to do their lives best work. Together we create products and experiences people once couldn't have imagined, and now, can't imagine living without. It's the diversity of those people and their ideas that inspires the innovation that runs through everything we do. APPLE INC has the following available in Austin, Texas. Ensure the quality of the SOC or an IP or subsystem. Review design and architecture specifications and work closely with design & micro-architecture teams. Develop test plans, tests & coverage plans as well as define our next generation verification methodology & test benches. Communicate and collaborate with design, architecture and software to understand the use cases and corner conditions and drive test cases. Work on one or several of the following types of IP such as Neural Engine hardware, DRAM subsystem, memory controller logic, Encode and Decode systems for ProRes and other codec formats such as VP9, AV1. Hardware security, including cryptographic algorithm implementations, High-Speed IO standards such as PCI Express, DisplayPort, MIPI. Power management and fabric infrastructure, Memory cache management, Memory Management Unit, and Display Subsystem for variety of panels and product.

Requirements

  • Implementing Computer Architecture to understand micro-architecture
  • Utilizing System Verilog/UVM to develop test-bench code and test-sequences
  • Using Python or Perl for scripting
  • Using NCSIM and Xcelium for waveform debug
  • Using C++ for writing CPU code
  • Utilizing assertions writing to verify RTL
  • Implementing Digital Design knowledge to understand design architecture
  • Utilizing functional coverage and code coverage understanding to test coverage holes

Responsibilities

  • Ensure the quality of the SOC or an IP or subsystem.
  • Review design and architecture specifications and work closely with design & micro-architecture teams.
  • Develop test plans, tests & coverage plans as well as define our next generation verification methodology & test benches.
  • Communicate and collaborate with design, architecture and software to understand the use cases and corner conditions and drive test cases.
  • Work on one or several of the following types of IP such as Neural Engine hardware, DRAM subsystem, memory controller logic, Encode and Decode systems for ProRes and other codec formats such as VP9, AV1.
  • Hardware security, including cryptographic algorithm implementations, High-Speed IO standards such as PCI Express, DisplayPort, MIPI.
  • Power management and fabric infrastructure, Memory cache management, Memory Management Unit, and Display Subsystem for variety of panels and product.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service