Design for Test (DFT) Engineer, Senior

Positron Corporation

7d • $200,000 - $300,000 • Remote

About The Position

As Senior DFT Engineer, you'll own DFT implementation end-to-end: defining the DFT micro-architecture for our accelerators, developing and integrating it into internal RTL and third-party IP, driving implementation with our backend design partner, and ensuring high-quality silicon bring-up through comprehensive pre-silicon validation. This is a hands-on, technical ownership role from definition through tapeout and into first silicon, not a coordination role.

While this role is currently posted at a specific level, we are a growth-oriented organization and are open to hiring at a more senior level for the right candidate. Please note that this job description serves as a focused but generalized overview of the role; specific responsibilities and impact expectations will be tailored to the experience and seniority of the final hire.

Requirements

• A BS, MS, or PhD in Electrical Engineering or Computer Engineering.
• 8+ years of ASIC development experience.
• Extensive hands-on DFT implementation experience on complex SoCs, with multiple successful production tapeouts.
• Deep understanding of scan architectures and their implementation, including ATPG, memory BIST (including repair), boundary scan, IJTAG, EDT, various fault models, and structural coverage analysis.
• Hands-on experience with Siemens Tessent DFT solutions (SSN, EDT, MBIST, RTLpro, Scanpro, Tessent Diagnosis) is required.
• Strong RTL design skills using Verilog/SystemVerilog.
• Practical experience with synthesis and gate-level verification.
• Strong scripting ability in Python, Tcl, Perl, or similar languages.
• Excellent debugging skills across RTL, netlists, and silicon failure analysis.
• A demonstrated ability to drive technical execution across cross-functional engineering teams.

Nice To Haves

• Experience with high-performance AI accelerators, GPUs, CPUs, networking ASICs, PCIe, HBM, LPDDR, or chiplet architectures.
• Exposure to high-speed SerDes and advanced process nodes (5nm and below).
• Background in low-power design, yield enhancement methodologies, and manufacturing test optimization.
• Hands-on experience with silicon bring-up, failure analysis, and post-silicon debug.
• A solid grasp of secure manufacturing and DFT, including the interaction between secure boot, hardware root of trust, scan access control, fuse programming, key management, and production test.
• Experience architecting in-system debug and observability infrastructure (trace, event logging, test registers, scan visibility) that accelerates emulation and first-silicon bring-up.
• Familiarity with emulation and pre-silicon validation platforms such as Palladium, ZeBu, Veloce, or FPGA prototyping to validate DFT features before tapeout.

Responsibilities

• Hands-on DFT Implementation: Micro-architect and implement DFT instrumentation logic, including scan insertion, compression, ATPG, memory BIST, boundary scan (IEEE 1149.x), IJTAG (IEEE 1687) infrastructure, and debug/observability features.
• Integrate DFT IP into internally developed RTL, and evaluate and integrate DFT capabilities from third-party IP providers.
• Work directly in RTL, synthesis, and DFT tool flows.
• Drive Pre-Silicon DFT Verification: Develop comprehensive DFT verification plans and validate DFT functionality through simulation and gate-level verification.
• Drive stuck-at, transition, cell-aware, and power-aware ATPG strategies, ensuring DFx coverage targets are achieved before tapeout.
• Partner with Physical Design: Work closely with backend implementation teams to ensure successful physical realization of the DFT architecture.
• Guide scan chain partitioning, compression planning, and test clock architecture.
• Address power-aware test implementation, timing closure considerations, and test mode integration.
• Cross-Functional Execution: Partner closely with RTL design, design verification, physical design, package and test engineering, firmware, system software, and silicon validation to ensure DFT solutions are correct, compliant, complete, and consistent through silicon bring-up.
• AI-Enabled Engineering: Leverage modern AI tools to improve engineering productivity, including automated review of DFT reports, ATPG and coverage analysis, regression triage, documentation generation, workflow automation, and agentic engineering assistants.

Benefits

• Fully company-paid medical, dental, and vision insurance for you and your dependents
• Company-paid life and disability coverage, with voluntary options to add more
• Supplemental hospital, critical illness, and accident coverage available
• Unlimited paid time off; we encourage everyone to truly unplug and recharge
• 13 paid company holidays
• Remote-first culture with a company-provided computer and home office setup
• Competitive salary and equity
• 401(k) with company matching, eligible from day one
• Visa Support (H-1B visa transfers for eligible candidates)

What This Job Offers

• Job Type: Full-time
• Career Level: Senior