Design for Test Engineer

Apple•Austin, TX

2d•Onsite

About The Position

Responsible for scan insertion and ATPG (Automatic Pattern Generation) during the DFT design development phase which involves collaborating with different cross functional teams (DV, Front-End, PD and STA team) on solving hardware design issues. Deliver collaterals (configs and scripts) which are used by the Front-end team during RTL generation for scan insertion. Debug and provide support to Front-end team to tackle challenges and ensure high quality of scan insertion in the design during synthesis. Support the PD, STA and DV team on issues faced due to scan insertion. Ensure high quality of pattern generation and achieve higher stuck-at coverage, using ATPG tool, by maintaining and improving ATPG flows. Work with CAD team and tool vendor to resolve issues and improve flows. Debug simulation and silicon failures and solve issues through RTL, script, or configuration changes. Generate patterns at partition-level and top-level and make sure that they achieve targeted coverage according to project specifications. Create infrastructure to improve the design cycle and to implement new checks to catch more RTL issues early in the design cycle. Meet the deadlines of projects and deliver high quality results. Implement DFT infrastructure to maintain high quality results while working with the DV team to verify DFT implementations and implement ECOs. Ensure compliance with specifications and codes by working with designers on STA, physical, power and logical issues.

Requirements

Master’s degree or foreign equivalent in Electrical Engineering, Electronics Engineering, or a related field
2 years of experience in the job offered or related occupation
Utilizing Verilog to write RTL for DFT IP
Utilizing RTL Design for DFT features such as scan codec, ATPG isolation, and scan routing
Utilizing Scripting language (Python, Perl, or TCL) including automation of design flows, verification, synthesis and modeling
Utilizing basic FE tools (CDC, RDC, Lint) with understanding of clock and reset domain and error resolution
Utilizing synthesis tools and setting up of constraints and configurations for synthesis
Utilizing ATPG tools for Scan DRC (w/error resolution) and ATPG coverage (w/analysis and improvement)
Utilizing computer architecture principles and basic SOC development flows to allow for productive DFT analysis and debug
Utilizing Scan and MBIST DFT architecture and implementation concepts to enable effective DFT implementation

Responsibilities

Scan insertion and ATPG during DFT design development
Collaborating with cross-functional teams (DV, Front-End, PD, STA) on hardware design issues
Delivering collaterals (configs and scripts) for RTL generation
Debugging and supporting the Front-end team for scan insertion quality
Supporting PD, STA, and DV teams with scan insertion-related issues
Ensuring high quality of pattern generation and achieving higher stuck-at coverage using ATPG tools
Maintaining and improving ATPG flows
Working with CAD team and tool vendors to resolve issues and improve flows
Debugging simulation and silicon failures and solving issues through RTL, script, or configuration changes
Generating patterns at partition-level and top-level to meet targeted coverage
Creating infrastructure to improve the design cycle and implement new checks for early RTL issue detection
Meeting project deadlines and delivering high-quality results
Implementing DFT infrastructure for high-quality results
Verifying DFT implementations with the DV team
Implementing ECOs
Ensuring compliance with specifications and codes by working with designers on STA, physical, power, and logical issues