Senior DFT Engineer

NVIDIA•Austin, CA
•Hybrid

About The Position

As a Senior DFT Engineer - Post-Silicon, you will take pioneering DFT capabilities beyond implementation—connecting silicon behavior, test data, and product learning to deliver robust, production-ready DFT solutions for NVIDIA’s most advanced chips. NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life’s work , to amplify human imagination and intelligence. Make the choice to join us today.

Requirements

  • BSEE (or equivalent experience) with 8+ years or MS with 6 years of experience in related field.
  • Solid understanding of DFT concepts, silicon test, and the relationship between design implementation, test content, and post-silicon behavior.
  • Experience with silicon bring-up, debug, validation, production test, or engineering analysis of semiconductor devices.
  • Ability to analyze complex datasets and use statistical or analytical approaches to identify trends, isolate issues, and support engineering decisions.
  • Familiarity with automated test environments and test-program flows.
  • Understanding of semiconductor fundamentals, including device behavior, process variation, and the impact of operating conditions on silicon results.
  • Strong written and oral communication skills, with an ability to collaborate effectively across technical disciplines.

Nice To Haves

  • Experience moving a silicon feature, test capability, or validation flow from development through production deployment.
  • Working knowledge of core DFT features—including scan, ATPG, and MBIST—together with silicon characterization and manufacturing test.
  • Experience developing scalable engineering workflows, automation, dashboards, or analysis tools.

Responsibilities

  • Drive post-silicon enablement of DFT capabilities from initial silicon bring-up through production ramp and lifecycle support.
  • Develop data-driven approaches to analyze test results, quality indicators, yield behavior, and test efficiency; translate findings into practical technical recommendations.
  • Influence DFT architecture and implementation by communicating post-silicon requirements early with clear metrics/what-if analysis.
  • Define and improve methodologies for silicon bring-up, failure analysis, test-content validation, and production deployment.
  • Help productize new DFT capabilities by establishing scalable flows, validation criteria, debug procedures, and documentation.
  • Contribute to modeling and analysis that supports test-time optimization, quality improvement, yield learning, test power.
  • Partner across design, product development, and test teams to align pre-silicon trade-offs with post-silicon execution.

Benefits

  • highly competitive salaries
  • comprehensive benefits package
  • equity
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service