CPU Physical Electrical Analysis Engineer, Santa Clara/Austin

Qualcomm•Santa Clara, CA
•$209,300 - $313,900

About The Position

Qualcomm Technologies, Inc. is hiring a Physical Electrical Analysis Engineer for its CPU Engineering group. The role supports development of server-class, high-performance CPU solutions optimized for server products. The engineer will drive electrical analysis and closure at both block and top levels, and contribute to power grid development and implementation in support of power, performance, and area objectives. The position is open in Santa Clara, California, and Austin, Texas; compensation is adjusted based on location.

Requirements

  • Proficiency with EMIR tools such as Redhawk and Voltus.
  • Basic knowledge of physical design flow and standard place-and-route tools.
  • Experience with TCL, Perl, and Python scripting languages.
  • Effective communication skills for working with cross-functional teams.
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, plus 6 or more years of relevant work experience; or a master's degree in one of these fields plus 5 or more years; or a PhD in one of these fields plus 4 or more years.

Nice To Haves

  • MS or PhD in Electrical Engineering with 5 or more years of experience.
  • Expertise with EMIR tools, including Redhawk and Voltus.
  • Experience developing and implementing power grid solutions.
  • Experience with multi-die IR and EM analysis.
  • Knowledge of system-level PDN and power integrity.
  • Skills in PnR implementation, verification, power analysis, and static timing analysis (STA).
  • Proficiency with TCL, Perl, and Python scripting.
  • Experience with large designs.

Responsibilities

  • Conduct block- and top-level electrical analyses, including static and dynamic IR assessment, power and signal electromigration (EM) analysis, and electrostatic discharge (ESD) evaluations.
  • Verify electrical properties at both block and top levels.
  • Develop power grid specifications aligned with the power, performance, and area objectives of SOC blocks.
  • Implement power grids using industry-standard place-and-route (PnR) tools.
  • Collaborate with the PI team to improve overall Power Distribution Network (PDN) performance.

Benefits

  • Competitive annual discretionary bonus program.
  • Opportunity for annual RSU grants; employees on sales-incentive plans are not eligible for the annual bonus.
  • Competitive benefits package.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service