ASIC DFT Technical Leader

CiscoAustin, TX
$186,900 - $267,700

About The Position

You will be in the Silicon One development organization as an ASIC Technical Leader- DFT. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation flow and post silicon validation phases with additional exposure to physical design signoff activities.

Requirements

  • Bachelor's or a Master's Degree in Electrical or Computer Engineering required with at least 10 years of experience.
  • Prior experience working in the latest innovative trends in DFT, test and silicon engineering.
  • Prior experience with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
  • Prior experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime
  • Prior experience working with Gate level simulation, debugging with VCS and other simulators.
  • Post-silicon validation and debug experience.
  • Ability to work with ATE patterns, P1687

Nice To Haves

  • Verilog design experience - developing custom DFT logic & IP integration; familiarity with functional verification
  • DFT CAD development - Test Architecture, Methodology and Infrastructure
  • Test Static Timing Analysis
  • Post silicon validation using DFT patterns.
  • Verification skills include, System Verilog Logic Equivalency checking and validating the Test-timing of the design

Responsibilities

  • Work with Front-end RTL teams and backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle.
  • Be involved in crafting groundbreaking next generation networking chips.
  • Help lead to drive the DFT and quality process through the entire Implementation flow and post silicon validation phases.
  • Gain additional exposure to physical design signoff activities.

Benefits

  • medical insurance
  • dental insurance
  • vision insurance
  • 401(k) plan with a Cisco matching contribution
  • paid parental leave
  • short and long-term disability coverage
  • basic life insurance
  • paid holidays
  • floating holiday
  • paid time off for employee’s birthday
  • paid year-end holiday shutdown
  • paid days off for personal wellness
  • paid vacation time
  • sick time off
  • paid time away to deal with critical or emergency issues for family members
  • paid days per full calendar year to volunteer
  • annual bonuses
  • performance-based incentive pay
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service