Staff Power IC Design Engineer

Analog DevicesChandler, AZ

About The Position

As a Staff Power IC Design Engineer, you will develop high-performance power management circuit blocks within ADI's integrated circuits. You will execute complex power designs from schematic through silicon validation, contributing deep technical expertise to products that serve multiple business units and directly support semiconductor process development alongside the teams building ADI's next-generation power technologies.

Requirements

  • MSEE with 7+ years of power IC design experience, or PhD with 5+ years (BSEE with equivalent depth considered)
  • Strong transistor-level design skills for high-performance power management circuits
  • Demonstrated ability to deliver power IC designs through tape-out, silicon validation, and production release
  • Solid understanding of BCD, HV-CMOS, and power FET process technologies, including high-voltage device physics and safe operating area constraints
  • Proficiency with Cadence IC design suite: Virtuoso, Spectre/APS, and power-stage simulation environments
  • Experience with control loop design, compensation techniques, and stability analysis for switching and linear regulators
  • Excellent presentation, technical writing, and communication skills

Nice To Haves

  • Curiosity and initiative to explore AI/ML techniques and emerging tools that can transform design workflows, with an enthusiasm for discovering more effective ways of working
  • Experience with magnetics modeling, inductor/transformer co-design, and system-level power delivery network analysis
  • Knowledge of thermal analysis, package-level power dissipation modeling, and EMI/EMC mitigation techniques
  • Strong analytical and problem-solving abilities
  • Ability to work effectively in a collaborative team environment

Responsibilities

  • Design and implement power management circuit blocks at the transistor level, including DC-DC converters (buck, boost, buck-boost), LDOs, charge pumps, gate drivers, power stages, and protection circuits
  • Execute designs from schematic capture through simulation, layout oversight, and post-layout verification
  • Perform parasitic-aware simulation, power-stage optimization, and design centering across process corners and operating conditions
  • Optimize transient response, loop bandwidth, and load regulation through iterative simulation and bench correlation
  • Support silicon bring-up, debug, and correlation of measured results against simulation predictions
  • Collaborate with design teams on architecture trade-offs across efficiency, area, EMI, reliability, and cost
  • Work with product definition, applications, and marketing teams to understand customer needs and translate them into design specifications
  • Contribute to design reviews and cross-team technical discussions
  • Support evaluation of new process capabilities and identify opportunities for circuit improvement

Benefits

  • beneficial programs
  • continuous learning opportunities
  • practices that create a more sustainable future
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service