Sr Design Engineer

Micron Technology•San Jose, CA
•$120,000 - $252,000

About The Position

As a Sr. Design Engineer in Micron Technology’s NVE Design Engineering Core group, you will contribute to developing best-in-class memory products using specialized knowledge and Micron proprietary methods to design and analyze core and mixed circuits. The work focuses on NAND circuit blocks, analog and mixed-signal circuit design, and validating circuit performance and reliability at the block and chip levels. You will collaborate with multifunctional engineering and business teams to improve NAND power consumption and ensure products are manufacturable, reliable, cost-effective, and delivered on time. You will also build and maintain Python-based AI utilities that work with EDA tools to accelerate development workflows, and review or create design and build documentation.

Requirements

  • Bachelor’s degree in electrical engineering required.
  • At least 2 years of proven, relevant NAND design experience required.
  • High level of self-motivation.
  • Proficiency in analog and mixed-signal circuit design, including charge pumps, op amps, DACs, ADCs, linear regulators, oscillators, and bandgaps.
  • Good fundamentals in semiconductor and device physics and analog/mixed-signal circuit design.
  • Understanding of semiconductor reliability issues, including CHC, NBTI, stress, and snapback, as well as electromigration (EM) and IR analysis.
  • Strong circuit debugging and problem-solving skills.
  • Experience in circuit verification and optimization, circuit layout planning, parasitic extraction, and guiding layout.
  • Ability to employ artificial intelligence to improve task efficiency.
  • Excellent teamwork attitude.
  • Good verbal communication skills in English and ability to convey sophisticated technical concepts verbally and in writing.

Nice To Haves

  • MS, PhD, or equivalent experience preferred.
  • Knowledge of analog and digital simulators such as HSPICE, Fast SPICE, and Verilog.
  • Familiarity with Cadence design and LVS/DRC tools.
  • Experience with a scripting language.
  • Familiarity with Linux/UNIX.

Responsibilities

  • Design, simulate, optimize, and floor-plan NAND circuit blocks.
  • Evaluate design feasibility and analyze circuit functionality across use cases.
  • Implement analog and mixed-signal circuit designs that meet performance and reliability specifications.
  • Validate design performance at block and chip levels using industry-standard simulation tools.
  • Collaborate with multifunctional teams to analyze and reduce NAND power consumption.
  • Build and maintain Python-based AI utilities that collaborate with EDA tools to accelerate workflows, including environment setup, corner execution, regressions, automated documentation, and predictive build/layout.
  • Review existing user documentation and generate new build collateral.
  • Collaborate with Product Engineering, Test, Probe, Process Integration, Assembly, and Marketing to optimize manufacturability, cost, reliability, and time-to-market.

Benefits

  • Medical, dental, and vision plans.
  • Programs that help protect income in the event of illness or injury.
  • Paid family leave.
  • Paid time off program.
  • Paid holidays.
  • Additional compensation may include bonuses and equity.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service