Senior SOC Integration Engineer

Microsoft•Raleigh, NC
•$119,800 - $234,700

About The Position

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) develops and operates infrastructure and foundational technologies supporting Microsoft’s online businesses and Azure platform. Within SCHIE, the Compute Silicon & Manufacturing Engineering organization designs, develops, manufactures, and packages computer chips, including Azure Cobalt. It works to deliver cloud hardware at scale with high quality, timely delivery, cost efficiency, and sustainability. The Senior SOC Integration Engineer will support the delivery of cutting-edge silicon. The role owns SoC implementation and integration strategies, collaborates with integration and IP design engineers to maintain RTL quality and schedules, and refines implementations for area, power, and performance. It also integrates functional blocks into an SoC FPGA, exercises block functionality through basic tests and debugging, leads gate-level simulation efforts, and performs design quality checks. The engineer works with verification teams and contributes to a growth-minded, customer-focused engineering culture.

Requirements

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or a related field and at least 1 year of technical engineering experience; or a master's degree in one of these fields and at least 4 years of technical engineering experience; or a bachelor's degree in one of these fields and at least 5 years of technical engineering experience; or equivalent experience.
  • Ability to meet Microsoft, customer, and/or government security screening requirements, including passing the Microsoft Cloud Background Check upon hire or transfer and every two years thereafter.
  • Ability to satisfy export-control eligibility requirements; the successful candidate must provide proof of citizenship, U.S. residency, or other protected status, with citizenship verified using a valid passport where applicable.
  • At least 5 years of technical experience or knowledge in SoC Integration.
  • Demonstrated expertise in computer architecture, digital design, IP, and SoC development.
  • High proficiency in Verilog/System Verilog.
  • Experience with industry-standard RTL tools and flows.
  • Experience in high-performance and low-power design techniques.
  • Experience delivering ASIC IPs, subsystems, and/or top-level SoC RTL across multiple projects.
  • Experience with design flows and methodologies including Lint, CDC, RDC, synthesis, timing, and power analysis.
  • Good understanding of IP development and SoC integration challenges at subsystem and full-chip levels.
  • Experience with gate-level simulation.
  • Experience with clock and reset design.
  • Effective communication, collaboration, and teamwork skills, and ability to contribute to diverse and inclusive teams.
  • Proven track record of silicon delivery as a team leader.
  • Experience in design for testability, debug, and manufacturing.
  • Ability to write scripts using Python, Perl, Tcl, or similar tools.
  • Ability to leverage AI to improve efficiency and quality of deliverables.
  • Experience with industry-standard tools for design abstraction, integration, and wiring.
  • Experience in front-end design flows and methodologies, including SCM, RTL partitioning, third-party IP integration, synthesis, CSR integration, memory maps, and first-order verification debug.

Nice To Haves

  • Domain knowledge in one or more of PCIe, Fabric, Security, CPU, Coherence, or high-speed interfaces/protocols.

Responsibilities

  • Own SoC implementation and integration strategies.
  • Work with SoC Integration and IP Design Engineers to ensure RTL quality and timeliness.
  • Assess and refine implementations for area, power, and performance.
  • Integrate functional blocks into the SoC FPGA.
  • Write basic tests and debug block functionality and features at IP and SoC levels as needed.
  • Lead the gate-level simulation team to complete goals on time and with high quality.
  • Perform design quality checks, including Lint, CDC, RDC, and Low Power Intent.
  • Work with the verification team to ensure design quality.
  • Challenge the status quo with a growth mindset.

Benefits

  • Certain roles may be eligible for benefits and other compensation; additional information is available at the linked Microsoft careers page.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service