Senior Principal IP Design Engineer

GlobalFoundries•Santa Clara, CA

64d

About The Position

We are seeking an experienced CPU Micro architect. Responsible for Defining, leading and owning RTL development of a performance efficient, low-power CPU core. The candidate will be responsible for all aspects of the design including Functional Features, Performance, Power, and Area.

Requirements

Hands-on working knowledge of the pipeline stages of an in-order or out-of-order high-performance CPU core
Thorough knowledge of microprocessor architecture including expertise in one or more of the following areas: Instruction fetch and decode, branch prediction techniques, Instruction scheduling, register renaming, Reorder Buffer (ROB), Out-of-order execution, Integer and Floating-point execution, Scalar and Vector instructions, Load/Store execution, Instruction and Data Prefetch, Cache and memory subsystems
Knowledge of Cache coherency and memory consistency
Knowledge of System Verilog, Verilog and/or VHDL
Experience with simulators and waveform debugging tools.
Knowledge of logic design principles along with timing and power implications
Master’s with 8-11 years of experience, PhD + 5-7 years of work experience

Nice To Haves

Experience with designing RISC-V, ARM, and/or MIPS CPU
Experience with Hardware multi-threading, virtualization, and SIMD designs
Experience with real-time microcontroller designs
Understanding of high-performance techniques and trade-offs in a CPU microarchitecture
Understanding of low-power microarchitecture techniques
Experience using a scripting language such as Perl or Python
Understanding of CPU integration at SoC level
Understanding of Safety and Security microarchitecture

Responsibilities

Drive the micro-architecture and design of a critical CPU block or multiple blocks of a CPU core
Explore high-performance strategies working with the CPU modeling team
Perform Microarchitecture development and specification- from early high-level architectural exploration, through microarchitectural research and arrive at detailed specifications
Configure Design Features Development, assessment, and refinement of RTL design to target power, performance, area, and timing goals
Perform Functional verification support and assist in the design verification strategy
Assist with the verification of RTL design performance goals
Partner with a multi-functional engineering team to implement and validate physical design aspects of timing, area, reliability, testability, and power
Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.