IP Design Verification Engineer

Intel Corporation•Santa Clara, CA

1d•$141,910 - $200,340•Onsite

About The Position

Join Intel as a Mixed Signal Design Verification Engineer and play a critical role in shaping the future of cutting-edge technology. In this position, you will ensure the functionality and performance of Intel's mixed signal components, which are essential to delivering world-class semiconductor solutions. By collaborating with cross-functional teams, you will drive the verification process to meet rigorous design, power, and performance specifications, ensuring Intel remains a leader in innovation. Your contributions will directly impact product reliability, efficiency, and overall design excellence on a global scale.

Requirements

Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field, with 4 or more years of experience; Master's degree with 3 or more years of experience; or PhD with no experience.
+3 years of experience in: System Verilog, Verilog, and advanced verification methodologies such as UVM and OVM.
Industry-standard EDA tools such as Synopsys VCS, Cadence Xcelium/JasperGold, or Mentor Questa
Analog behavioral modeling, high-speed IO IP verification, or low-power validation.
Strong debugging skills in both analog and digital domains.
PCIe and/or UCIe protocols.
Test planning, test environment development, and test content development.

Nice To Haves

Experience collaborating in cross-functional environments to solve complex problems.
Proven ability to execute tasks with discipline and deliver results under tight timelines.
Excellent written and verbal communication skills to document and present technical concepts effectively.

Responsibilities

Develop and execute comprehensive mixed-signal IP verification plans to ensure designs meet specifications.
Create and maintain test benches and verification environments using advanced methodologies such as UVM and OVM.
Perform analog behavioral modeling to validate design functionality, timing, and power objectives.
Identify, replicate, and debug presilicon bugs, root cause issues, and drive corrective measures.
Analyze coverage metrics to ensure verification completeness and propose improvements where needed.
Collaborate across disciplines to refine verification strategies, optimize designs, and achieve project goals.
Document test plans, methodologies, and results, and lead technical reviews with cross-functional teams.
Maintain and enhance existing verification infrastructure and methodologies to support evolving design challenges.