Senior PCB Layout Engineer

EridanSunnyvale, CA
Onsite

About The Position

We are looking for a Senior Layout Engineer who can serve as the critical bridge between circuit design and physical reality. As we scale our breakthrough radio architectures, we need a "Layout Architect"—not just a drafter—who can navigate the complex physics of 10GHz signals and high-density digital routing. You will be the last line of defense before fabrication, ensuring that our high-performance RF and digital systems translate into reliable, manufacturable, and high-yielding PCB assemblies.

Requirements

  • 10+ years of PCB layout experience, with expert-level proficiency in Altium Designer.
  • Proven expertise in routing high-speed digital (DDR4), RF up to 10GHz, and High-Density Interconnect (HDI) techniques.
  • A deep understanding of the physics of layout, including controlled impedance, power plane decoupling, and EMI/EMC mitigation.
  • Experience working with fabrication vendors on stack-ups, process alignment, and down-costing efforts.
  • You are proactive in identifying signal or power integrity risks during the layout phase and don't wait for lab testing to find errors.

Nice To Haves

  • Experience with Rigid-Flex PCB design and thermal management techniques.
  • Background in EMI/EMC compliance testing and mitigation in design.
  • Knowledge of IPC standards beyond library development (e.g., IPC-2221, IPC-7351).
  • Experience working in a GIT environment for hardware version control.

Responsibilities

  • Own the end-to-end layout of high-density, multi-layer PCBs, including FPGAs, high pin-count BGAs, and mixed-signal architectures.
  • Execute precision routing for high-speed signals (e.g., DDR4) and RF paths up to 10GHz, maintaining strict impedance control and optimal signal integrity.
  • Implement sophisticated grounding and isolation strategies to prevent interference between sensitive analog/RF sections and noisy digital circuits.
  • Collaborate with vendors to ensure designs meet DFM (Manufacturability), DFA (Assembly), and DFT (Test) standards, balancing ideal design rules with real-world fabrication capabilities.
  • Manage IPC-compliant component libraries and improve internal Altium workflows using Altium 365 and emerging AI-enhanced ECAD tools.
  • Oversee and review the work of external layout contractors during peak project windows to ensure quality and adherence to Eridan’s standards.

Benefits

  • Work on new technology that will make a significant impact on global infrastructure
  • Ability to learn, develop, and advance within a flexible environment
  • Collaborate with smart, passionate, and helpful co-workers
  • Celebrate progress company-wide
  • Pre-IPO equity
  • 401K with automatic match
  • Health, Vision and Dental insurance
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service