Senior DSP Engineer

CienaOttawa, ON
CA$109,000 - CA$174,000

About The Position

As the global leader in high-speed connectivity, Ciena is committed to a people-first approach. Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We’re a technology company that leads with our humanity—driving our business priorities alongside meaningful social, community, and societal impact. Ciena is advancing high-speed optical networking through innovative signal processing technologies that power global connectivity. This role contributes to the planning, design, integration and testing of next generation high-speed optical solutions.

Requirements

  • Post‑graduate degree in Physics or Engineering with a focus on digital hardware, communication and/or control systems
  • 5+ years of design, implementation, and verification of digital signal processing algorithms for ASIC or FPGA applications
  • Demonstrated ability to work collaboratively as part of a team while independently driving assigned tasks
  • Demonstrated attention to detail in technical work while maintaining adaptability in team environments
  • Application of digital communication (optical and/or wireless) and signal processing concepts
  • Application of modem design across architecture, simulation, prototyping, verification, integration, control, and optimization
  • Experience with automated RTL code generation from high level system design languages such as CatapultC
  • Programming using Matlab, C, and C++ in Linux environments
  • Experience working in ESD‑protected lab environments and operating equipment such as oscilloscopes, signal generators, network analyzers, power supplies, and spectrum analyzers
  • Ability to translate complex system requirements into discrete signal processing features through structured analysis and stakeholder communication

Nice To Haves

  • Utilization of software tools including MS Office, MS Project, Confluence, Jira, and Eclipse
  • Programming skills: CatapultC, Verilog, HTML.
  • Must be willing to learn CatapultC and/or similar hardware design languages.

Responsibilities

  • Define and document architecture of Ciena's leading edge modems based on functional specifications.
  • Plan and schedule design tasks, specify required resources, tools and processes.
  • Build and publish design guidelines, how‑to documentation, and setup guides.
  • Lead code and document review meetings and publish outcomes
  • Monitor, analyze, and improve design procedures
  • Supervise and mentor junior engineers and provide technical feedback
  • Collaborate with hardware, firmware, electro‑optics, systems, and lab teams
  • Define and implement algorithms, measurement-/calibration procedures, and performance metrics for next generation modems.
  • Code functions in Matlab/C++/CatapultC according to generally accepted coding standards.
  • Use standard lab equipment during ASIC integration & testing.
  • Coordinate lab integration, prioritize daily meetings, and drive feature implementation

Benefits

  • medical, dental, and vision plans
  • participation in 401(K) (USA) & DCPP (Canada) with company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • company-paid holidays
  • paid sick leave
  • vacation time
  • Paid Family Leave
  • other leaves of absence
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service